Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-08-05
1999-02-02
Donaghue, Larry D.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39580013, 3958002, 711114, 711119, G06F 1312
Patent
active
058677232
ABSTRACT:
An advanced massively parallel computer having a plurality of processor subsystems, where each processor subsystem is coupled to a secondary storage device (e.g., disk drive) through a secondary storage interface. The computer contains an input data bus for supplying data to the processor subsystem, an interprocessor communications bus for communicating data and instructions between processor subsystems, and an instruction bus for supplying instructions to the processor subsystems to facilitate data manipulation by each of the processor subsystems.
REFERENCES:
patent: 4218742 (1980-08-01), Carlton et al.
patent: 4344134 (1982-08-01), Barnes
patent: 4371929 (1983-02-01), Brown et al.
patent: 4382295 (1983-05-01), Moffitt et al.
patent: 4412285 (1983-10-01), Neches et al.
patent: 4467421 (1984-08-01), White
patent: 4598400 (1986-07-01), Hillis
patent: 4608631 (1986-08-01), Stiffler et al.
patent: 4644449 (1987-02-01), Andrews
patent: 4722085 (1988-01-01), Flora et al.
patent: 4736363 (1988-04-01), Aubin et al.
patent: 4740954 (1988-04-01), Cotton et al.
patent: 4742448 (1988-05-01), Sander et al.
patent: 4747047 (1988-05-01), Coogan et al.
patent: 4773038 (1988-09-01), Hillis et al.
patent: 4783738 (1988-11-01), Li et al.
patent: 4805090 (1989-02-01), Coogan
patent: 4809362 (1989-02-01), Claus et al.
patent: 4837676 (1989-06-01), Rosman
patent: 4866668 (1989-09-01), Edmonds et al.
patent: 4893234 (1990-01-01), Davidson et al.
patent: 4965718 (1990-10-01), George et al.
patent: 5018133 (1991-05-01), Tsukakoshi et al.
patent: 5088091 (1992-02-01), Schroeder et al.
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5109379 (1992-04-01), Kume et al.
patent: 5113523 (1992-05-01), Colley et al.
patent: 5117430 (1992-05-01), Berglund
patent: 5121502 (1992-06-01), Rau et al.
patent: 5125076 (1992-06-01), Faber et al.
patent: 5129077 (1992-07-01), Hillis
patent: 5165009 (1992-11-01), Watanabe et al.
patent: 5175865 (1992-12-01), Hillis
patent: 5202987 (1993-04-01), Bayer et al.
patent: 5257367 (1993-10-01), Goodlander et al.
D. Chin et al "The Princeton Engine: A Real-Time Video System Simulator" IEEE Trans. Cons. Electronics v34, 1-12 (1988).
R. Alverson et al "The Tera Computer System" 1990 International Conference On Supercomputing Jun. 11-15, 1990 Amsterdam, Netherlands.
A. Fischer "Scan Line Array Processors For Image Computation" Computer Architecture News vol. 14, No. 2, Jun. 2-5, 1986.
CONPAR 88, Manchester UK, 12-16 Sep. 1988, ISBN 0-521-37177-5, 1989, Cambridge, UK, Cambridge University Press, UK, pp. 10-17, Giloi Wolfgang K., "Ther Suprenum Architecture".
Proc. of the Symposium on Frontiers of Massively Parallel Comp. Oct. 8-18, 1990, No. Symp. 3, 8, pp. 196-203, Bridges T, "The GPA Machine: AGenerally Partitionable MSIMD Architecture".
Chin Danny
Peters, Jr. Joseph Edward
Taylor, Jr. Herbert Hudson
Burke William J.
Donaghue Larry D.
Sarnoff Corporation
LandOfFree
Advanced massively parallel computer with a secondary storage de does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Advanced massively parallel computer with a secondary storage de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Advanced massively parallel computer with a secondary storage de will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1126505