Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-02
2006-05-02
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07039895
ABSTRACT:
A pattern-dependent model is used to predict characteristics of an integrated circuit that is to be fabricated in accordance with a design by a process. The process includes (a) a fabrication process that will impart topographical variation to the integrated circuit and (b) a lithography or etch process, the lithography or etch process using a mask produced from the design. The lithography or etch process and the fabrication process interact to cause the predicted characteristics to differ from the design. The mask is adjusted in response to characteristics predicted by the model, to reduce the effect of the interacting of the lithography or etch process and the fabrication process. A location on an integrated circuit is predicted for which a lithography tool would not produce a satisfactory feature dimension without a degree of adjustment of the tool during fabrication to accommodate a focus limitation of the tool, and the design of at least one mask derived from the design is adjusted to enable the lithography tool to produce a satisfactory feature dimension at the locations. A virtual adjustment is effected of a distance of a lithographic tool from a location in a region of a wafer, the virtual adjustment being effected by using a mask having a mask layout that has been generated based on a pattern-dependent model prediction that the location in the region of the wafer would not otherwise have a satisfactory feature dimension due to a focus limitation of the lithographic tool. A pattern-dependent model is used to predict topography variations that will occur in an integrated circuit as a result of processing up to a predetermined lithographic process step, and designs of masks used in the lithographic process step are adjusted to accommodate the topography variations.
REFERENCES:
patent: 5124927 (1992-06-01), Hopewell et al.
patent: 5597668 (1997-01-01), Nowak et al.
patent: 5663076 (1997-09-01), Rostoker et al.
patent: 5705301 (1998-01-01), Garza et al.
patent: 5763955 (1998-06-01), Findley et al.
patent: 5798298 (1998-08-01), Yang et al.
patent: 5821621 (1998-10-01), Jeng
patent: 5854125 (1998-12-01), Harvey
patent: 5861342 (1999-01-01), Gabriel et al.
patent: 5903469 (1999-05-01), Ho
patent: 5920487 (1999-07-01), Reich et al.
patent: 5923563 (1999-07-01), Lavin et al.
patent: 5923947 (1999-07-01), Sur
patent: 5948573 (1999-09-01), Takahashi
patent: 5972541 (1999-10-01), Sugasawara et al.
patent: 6049789 (2000-04-01), Frison et al.
patent: 6081272 (2000-06-01), Morimoto
patent: 6093631 (2000-07-01), Jaso
patent: 6118137 (2000-09-01), Fulford et al.
patent: 6124197 (2000-09-01), Fulford
patent: 6176992 (2001-01-01), Talieh
patent: 6230299 (2001-05-01), McSherry et al.
patent: 6249904 (2001-06-01), Cobb
patent: 6255125 (2001-07-01), Schmidt et al.
patent: 6259115 (2001-07-01), You et al.
patent: 6263476 (2001-07-01), Browen et al.
patent: 6309956 (2001-10-01), Chiang et al.
patent: 6323113 (2001-11-01), Gabriel et al.
patent: 6328872 (2001-12-01), Talieh et al.
patent: 6343370 (2002-01-01), Taoka et al.
patent: 6344409 (2002-02-01), Jaso
patent: 6352623 (2002-03-01), Volodarsky et al.
patent: 6380087 (2002-04-01), Gupta et al.
patent: 6396158 (2002-05-01), Travis
patent: 6486066 (2002-11-01), Cleeves et al.
patent: 6550041 (2003-04-01), McBride
patent: 6556884 (2003-04-01), Miller et al.
patent: 6556947 (2003-04-01), Scheiner et al.
patent: 6562639 (2003-05-01), Minvielle et al.
patent: 6567964 (2003-05-01), Shin et al.
patent: 6578188 (2003-06-01), Pang et al.
patent: 6611045 (2003-08-01), Travis et al.
patent: 6625801 (2003-09-01), Pierrat et al.
patent: 6665856 (2003-12-01), Pierrat et al.
patent: 6671570 (2003-12-01), Schulze
patent: 6704920 (2004-03-01), Brill et al.
patent: 6708129 (2004-03-01), Pasadyn et al.
patent: 6708318 (2004-03-01), Satoh et al.
patent: 6751785 (2004-06-01), Oh
patent: 6904581 (2005-06-01), Oh
patent: 2001/0052107 (2001-12-01), Anderson et al.
patent: 2002/0045110 (2002-04-01), Ohnuma
patent: 2002/0051567 (2002-05-01), Ganz et al.
patent: 2002/0083401 (2002-06-01), Breiner et al.
patent: 2002/0106837 (2002-08-01), Cleeves et al.
patent: 2002/0157076 (2002-10-01), Asakawa
patent: 2002/0162082 (2002-10-01), Cwynar et al.
patent: 2003/0084416 (2003-05-01), Dai et al.
patent: 2003/0107134 (2003-06-01), Lee
patent: 2003/0199150 (2003-10-01), Permana et al.
patent: 2004/0044984 (2004-03-01), Keogan et al.
patent: 0 453 753 (1991-10-01), None
patent: 03/079240 (2003-09-01), None
patent: 2003/079240 (2003-09-01), None
Conrad et al., “Model Considerations, Calibration Issues, and Metrology Methods for Resist-Bias Models”, in Metrology, Inspection, and Process Control for Microlithography XIII, ed. by B. Singh, Proc. SPIE 3677, pp. 940-955 (1999).
Baker, “Using Calibre In A Design for Manufacturing Environment”, Deep Submicron Technical Publication, Mentor Graphics, Sep. 2001.
Ouma et al., “An Integrated Characterization and Modeling Methodology for CMP dielectric Planarization,” Proc. Of Interconnect Technology Conference, pp. 67-69, Feb. 1998.
Lee et al., “Analyzing The Effects of Floating Dummy-Fills: From Feature Scale Analysis to Full-Chip RC Extraction,” Proc. Of IEDM 2001, Dec. 2001.
Slide Presentation Exhibit A.
Slide Presentation Exhibit B1.
Slide Presentation Exhibit B2.
Praesagus Business Plan, Exhibit C.
Tian et al., “Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability”, Proceedings of the 37thDesign Automation Conference, 2000, pp. 667-670.
Boning, Duane et al., “Statistical metrology of interlevel dielectric thickness variation,”Proceedings of the SPIE Symposium on Microelectronic Manufacturing,Oct. 1994, SPIE vol. 2334, pp. 316-327.
Boning, Duane et al., “Models for Pattern Dependencies: Capturing Effects in Oxide, STI, and Copper CMP,” Jul. 17, 2001, Semicon West.
Boning, D. et al, “Pattern Dependent Modeling for CMP Optimization and Control,” MRS Spring Meeting, Proc. Symposium P: Chemical Mechanical Polishing, San Francisco, CA, Apr. 1999.
Boning, Duane S. et al., “A General Semicondutor Process Modeling Framework,”IEEE Transactions on Semiconductor Manufacturing,vol. 5, No. 4, Nov. 1992, pp. 266-280.
Chen, Yu et al., “Monte-Carlo Algorithms for Layout Density Control,” Asia and South Pacific Design Automation Conference, Jan. 2002, pp. 523-528.
Chen, Yu et al., “Hierarchical Dummy Fill for Process Uniformity,” Asia and South Pacific Design Automation Conference, Jan. 2001, pp. 139-144.
Chen, Yu et al., “Practical Iterated Fill Synthesis for CMP Uniformity,” ACM/IEEE Design Automation Conference, Jun. 2000, pp. 671-674.
Davis, Joseph C. et al., “Automatic Synthesis of Equipment Recipes from Specified Wafer-State Transitions,”IEEE Transactions on Semiconductor Manufacturing,vol. 11, No. 4, Nov. 1998, pp. 527-536.
Hosack, Harold H. et al., “Recent Advances in Process Synthesis for Semiconductor Devices,”IEEE Transactions on Electron Devices,vol. 45, No. 3, Mar. 1998, pp. 626-633.
Kahng, Andrew B. et al., “New and Exact Filling Algorithms for Layout Density Control,” UCLA Department of Computer Science, Los Angeles, CA, 1999.
Kahng, Andrew B. et al., “Filling and Slotting: Analysis and Algorithms,” International Symposium on Physical Design, Monterey, CA, 1998, pp. 95-102.
Kahng, Andrew B. et al., “New Multilevel and Hierarchical Algorithms for Layout Density Control,” UCLA Department of Computer Science, Los Angeles, CA, 1999.
Kahng, Andrew B. et al., “Filling Algorithms and Analyses for Layout Density Control,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,vol. 18, No. 4, Apr. 1999, pp. 445-462.
Kim, Yoo-Hyon et al., “CHAMPS (CHemicAl-Mechanical Planarization Simulator),” International Conference on Simulation of Semiconductor Processes and Devices, Seattle, WA, Sep. 6-8, 2000.
Lee, Keun-Ho, “Anal
Smith Taber H.
White David
Fish & Richardson P.C.
Lin Sun James
Praesagus, Inc.
LandOfFree
Adjustment of masks for integrated circuit fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adjustment of masks for integrated circuit fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjustment of masks for integrated circuit fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3530830