Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
1999-05-21
2001-12-04
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S087000, C326S026000, C326S027000, C327S108000, C327S170000, C365S189050, C365S189070
Reexamination Certificate
active
06326810
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to integrated circuits and in particular the present invention relates to data output drivers for high speed data transmissions.
BACKGROUND OF THE INVENTION
Integrated circuits typically include a number of input/output pins which are used for communication with additional circuitry. For example, an integrated memory device such as a dynamic random access memory (DRAM) includes both control inputs for receiving memory operation control signals, and data pins for bi-directional data communication with an external system or processor.
The data transmission rate of modem integrated circuits is primarily limited by internal circuitry operating speeds. That is, communication networks have been developed which can transmit signals between circuitry at a rate that is faster than the capacity of many integrated circuits. To address the need for faster circuits, a group of integrated circuits can be combined on a common bus. In this configuration, each integrated circuit operates in a coordinated manner with the other integrated circuits to share data which is transmitted at a high speed. For example, a group of memory devices, such as DRAMs, static RAMs, or read only memories (ROM), can be connected to a common data bus. The data rate of the bus may be substantially faster than the feasible operating speed of the individual memories. Each memory, therefore, is operated so that while one memory is processing received data, another memory is receiving new data. By providing an appropriate number of memory devices and an efficient control system, very high speed data transmissions can be achieved.
As the transmission rate of the data communication signals continues to increase, new circuitry and methods are needed to accurately transmit data from each integrated circuit. One proposed solution is a bus driver described in U.S. Pat. No. 5,254,883. This bus driver circuit uses parallel open-drain output transistors. The output transistors are fabricated in different sizes and selectively activated to control the bus current. This technique requires a relatively large number of output transistors to implement.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a high speed output driver circuit which is fully adjustable, and requires a limited number of output transistors.
SUMMARY OF THE INVENTION
The above mentioned problems with integrated circuit data transmission and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. An adjustable output driver circuit is described which includes an adjustable push-pull output, and an adjustable slew rate control.
In particular, the present invention describes an integrated circuit output driver circuit comprising a push-pull output comprising a pullup output transistor having a drain connected to a data communication line, and a pulldown output transistor having a drain connected to the data communication line. The integrated circuit output driver circuit further comprises a first adjustable circuit connected to a source of the pullup output transistor for adjusting a resistance between the drain of the pullup output transistor and a first reference voltage, and a second adjustable circuit connected to a source of the pulldown output transistor for adjusting a resistance between the source of the pulldown output transistor and a second reference voltage.
In an alternate embodiment, a synchronous memory device is described. The memory comprises an array of memory cells for storing data received on a data communication line, and an output driver circuit for outputting data read from the array of memory cells. The output driver circuit comprises a push-pull output comprising a pullup output transistor having a drain connected to the data communication line, and a pulldown output transistor having a drain connected to the data communication line. The output driver circuit further comprises a first adjustable circuit connected to a source of the pullup output transistor for adjusting a resistance between the source of the pullup output transistor and a first reference voltage, and a second adjustable circuit connected to a source of the pulldown output transistor for adjusting a resistance between the source of the pulldown output transistor and a second reference voltage. The first adjustable circuit comprises a first plurality of transistors connected in parallel and each having a drain connected to the source of the pullup transistor and the first reference voltage. The second adjustable circuit comprises a second plurality of transistors connected in parallel and each having a drain connected to the source of the pulldown transistor and the second reference voltage.
In yet another embodiment, an integrated circuit output driver circuit is described which comprises an output transistor having a drain connected to a data communication line, and an adjustable circuit connected to a source of the output transistor for adjusting a resistance between the source of the output transistor and a first reference voltage.
REFERENCES:
patent: 4096402 (1978-06-01), Schroeder et al.
patent: 4404474 (1983-09-01), Dingwall
patent: 4638187 (1987-01-01), Boler et al.
patent: 4789796 (1988-12-01), Foss
patent: 4958088 (1990-09-01), Farah-Bakhsh et al.
patent: 4984204 (1991-01-01), Sato et al.
patent: 5122690 (1992-06-01), Bianchi
patent: 5128560 (1992-07-01), Chern et al.
patent: 5128563 (1992-07-01), Hush et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5150186 (1992-09-01), Pinney et al.
patent: 5165046 (1992-11-01), Hesson
patent: 5179298 (1993-01-01), Hirano et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5220208 (1993-06-01), Schenck
patent: 5239206 (1993-08-01), Yanai
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5274276 (1993-12-01), Casper et al.
patent: 5276642 (1994-01-01), Lee
patent: 5278460 (1994-01-01), Casper
patent: 5281865 (1994-01-01), Yamashita et al.
patent: 5311481 (1994-05-01), Casper et al.
patent: 5321368 (1994-06-01), Hoelzle
patent: 5347177 (1994-09-01), Lipp
patent: 5347179 (1994-09-01), Casper et al.
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5361002 (1994-11-01), Casper
patent: 5381364 (1995-01-01), Chern et al.
patent: 5400283 (1995-03-01), Raad
patent: 5426610 (1995-06-01), Childers et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5438545 (1995-08-01), Sim
patent: 5440260 (1995-08-01), Hayashi et al.
patent: 5444662 (1995-08-01), Tanaka et al.
patent: 5451898 (1995-09-01), Johnson
patent: 5457407 (1995-10-01), Shu et al.
patent: 5473575 (1995-12-01), Farmwald et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5488321 (1996-01-01), Johnson
patent: 5497127 (1996-03-01), Sauer
patent: 5498990 (1996-03-01), Leung et al.
patent: 5506814 (1996-04-01), Hush et al.
patent: 5508638 (1996-04-01), Cowles
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5568077 (1996-10-01), Sato et al.
patent: 5574698 (1996-11-01), Raad
patent: 5576645 (1996-11-01), Farwell
patent: 5578941 (1996-11-01), Sher et al.
patent: 5581197 (1996-12-01), Motley et al.
patent: 5583457 (1996-12-01), Horiguchi et al.
patent: 5589788 (1996-12-01), Goto
patent: 5590073 (1996-12-01), Arakawa et al.
patent: 5615161 (1997-03-01), Mu
patent: 5619473 (1997-04-01), Hotta
patent: 5621340 (1997-04-01), Lee et al.
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5627780 (1997-05-01), Malhi
patent: 5627791 (1997-05-01), Wright et al.
patent: 5631872 (1997-05-01), Naritake et al.
patent: 5636163 (1997-06-01), Furutani et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5636174 (1997-06-01), Rao
patent: 5638318 (1997-06-01), Seyyedy
patent: 5638335 (1997-06-01), Akiyama et al.
patent: 5650971 (1997-07-01), Longway et al.
patent: 5668763 (1997-09-01), Fujioka et al.
paten
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Tan Vibol
Tokar Michael
LandOfFree
Adjustable output driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adjustable output driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjustable output driver circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2556384