Adjustable elasticity FIFO buffer with preload value having...

Details Adjustable elasticity FIFO buffer with preload value having... Adjustable elasticity FIFO buffer with preload value having...

2007-05-14

2011-10-18

Peyton, Tammara (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Flow controlling

C710S033000, C710S052000, C710S053000, C710S057000, C710S058000, C710S060000, C710S310000

Reexamination Certificate

active

08041853

ABSTRACT:
A method of processing a data stream through a buffer is performed in accordance with a write clock and a read clock. The buffer has a plurality of sequentially numbered storage cells. The method includes the steps of selecting an initial preload value, with the selecting step including determining a product of the maximum frequency offset between the write and read clocks, and a maximum time between arbitrary symbols in the data stream. The storage cells then receive data units in response to a write pointer. Data units are then provided from the storage cells in response to a read pointer.

REFERENCES:
patent: 4600945 (1986-07-01), Bolger
patent: 5337315 (1994-08-01), Ehrlich
patent: 5884099 (1999-03-01), Klingelhofer
patent: 5918073 (1999-06-01), Hewitt
patent: 6016521 (2000-01-01), Matsubara
patent: 6233629 (2001-05-01), Castellano
patent: 6408349 (2002-06-01), Castellano
patent: 6594329 (2003-07-01), Susnow
patent: 6611884 (2003-08-01), Castellano
patent: 6748481 (2004-06-01), Parry et al.
patent: 7334078 (2008-02-01), Parry et al.
patent: 7346798 (2008-03-01), Tseng
patent: 7477649 (2009-01-01), Paulson et al.
patent: 2002/0097723 (2002-07-01), Tourunen et al.
patent: 2002/0191556 (2002-12-01), Krishnarajah et al.
patent: 2004/0095905 (2004-05-01), Pecen et al.
patent: 2005/0227687 (2005-10-01), Drevon
patent: 2006/0002365 (2006-01-01), Heino et al.
patent: WO97/17777 (1997-05-01), None
patent: WO 2004/043104 (2004-05-01), None
Budruk, Ravi; Anderson, Don; and Shanley, Tom; PCI Express System Architecture; Mindshare Inc.; 2004; pp. 434,436-439,442-443.
“Programmable High Performance Memory Buffer”, IBM Technical Disclosure Bulletin, vol. 36, No. 10, Oct. 1993, pp. 569-570.
Brian Wong, “New techniques re-time data signals for plesiochronous communication”, Nov. 27 2001, Planet Analog, http:||www.planetanalog.comlshowArticle?articlelD=12801881.
PCI Express Base Specification Revision 1.0a, by PCI-SIG, Apr. 15, 2003, pp. 1-220.
ETSI TR 144 901 V5.1.0, “Digital Cellular Telecommunications Systems(Phase 2+);External Network Assisted Cell Change(NACC) (3GPP TR 44..901 version 5.1.0 Release 5)”, May 2002, pp. 1-23.

Affiliated with

Also associated with

Rating

Adjustable elasticity FIFO buffer with preload value having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adjustable elasticity FIFO buffer with preload value having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjustable elasticity FIFO buffer with preload value having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4291956