Adjustable buffer driver

Details Adjustable buffer driver Adjustable buffer driver

1993-01-14

1994-11-01

Westin, Edward P.

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

326 83, 326 62, 327108, H03K 1716

Patent

active

053610032

ABSTRACT:
The basic concept of the present invention comprises converting a standard buffer circuit into an adjustable buffer circuit that will in effect reduce the operating speed and power consumption of the IC in which it is constructed. An adjustable buffer circuit can be designed into a chip design that will allow manufacturing to either use a bonding option or the blowing of a fuse to adjust its operating speed and active power consumption. One important application would be in memory devices such as for static random access memory (SRAM) devices. For example, if may be desirable to allow a -15 ns access time SRAM to be downgraded to a -20 ns or -35 ns access time device while lowering its active power consumption by .apprxeq.20-30% so that it will pass the -35 ns I.sub.CC specification rating. Although the concept of the present invention would require more layout area on the die, by appropriately bonding or blowing a fuse to control the adjustable circuitry, slower speed grades that meet power rating specifications are obtained.

REFERENCES:
patent: 4719369 (1988-01-01), Asano
patent: 5039874 (1991-08-01), Anderson
patent: 5051625 (1991-09-01), Ikeda
patent: 5153450 (1992-10-01), Reutz
patent: 5192881 (1993-03-01), Martin

Affiliated with

Also associated with

Rating

Adjustable buffer driver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adjustable buffer driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adjustable buffer driver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1804241