Adiabatic dynamic logic

Details Adiabatic dynamic logic Adiabatic dynamic logic

1994-11-04

1995-12-05

Hudspeth, David R.

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

326 9, H03K 19096

Patent

active

054732697

ABSTRACT:
A novel family of adiabatic dynamic logic gates can have power*delay products at least an order of magnitude or more below that which was possible in previous families of logic gates. No complex circuitry or unusually configured devices are needed to implement this logic family. In particular, this logic family requires fewer devices and less area per logic gate as compared with ordinary CMOS logic circuitry. This is unlike previous reversible logic proposals which required large numbers of transistors per gate. This logic circuitry can operate from very low supply voltages and need not be optimized for a particular voltage. This logic does not suffer from crowbar currents usually found in prior circuitry such as CMOS logic. Logic levels are regenerated at nearly every stage unlike some previous schemes which reduce energy dissipation only by sacrificing logic levels. At each stage in a calculation, this logic recovers a substantial amount of the energy used to perform the calculation and returns it to the power supply.

REFERENCES:
patent: 4985643 (1991-01-01), Proebsting
patent: 5121003 (1992-06-01), Williams
patent: 5208490 (1993-05-01), Yetter
"High Speed Dynamic Circuits Implemented with GaAs Mesfets", L. Yang, et al GaAs IC Symposium 1987, pp. 261-264.
"Low-Power CMOS Digital Design", A. P. Chandrakasan, et. al., IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 473-484.
"Reversible Electronic Logic Using Switches", R. C. Merkle, Early Draft Version dated Sep. 29, 1992, alleged Xerox Copyright 1990, pp. 1-32.
"Adiabatic Switching, Low Energy Computing and the Physics of Storing and Erasing Information", J. G. Koller, et. al., USC Information Sciences Institute, Aug. 5, 1992, pp. 1-5.
"Hot-Clock nMOS", C. L. Seitz, et. al., 1985 Chapel Hill Conference on VLSI, pp. 1-17.
"Practical Implementation of Charge Recovering Asymptotically Zero Power CMOS", S. G. Younis, et. al., Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Oct. 9, 1992, pp. 1-15.

Affiliated with

Also associated with

Rating

Adiabatic dynamic logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adiabatic dynamic logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adiabatic dynamic logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1376228