Addressing extended memory using millicode by concatenating a sm

Details Addressing extended memory using millicode by concatenating a sm Addressing extended memory using millicode by concatenating a sm

1997-06-10

1998-10-06

Lall, Parshotam S.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395571, 711 2, G06F 1206

Patent

active

058190783

ABSTRACT:
A millicode instruction loads a millicode address extension register with extended address bits, and an operand access control register that signals when a logical address is to be extended by the extra bits, and when it should be treated as only a 31 bit address.

REFERENCES:
patent: 4388685 (1983-06-01), Kotok et al.
patent: 4761733 (1988-08-01), McCrockhn et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5226164 (1993-07-01), Nadas et al.
patent: 5280593 (1994-01-01), Bullions, III et al.
patent: 5317706 (1994-05-01), Pechter
patent: 5423013 (1995-06-01), Baum et al.
IBM Techmical Disclosure Bulletin, vol. 35, No. 4a. Sep. 1992.

Affiliated with

Also associated with

Rating

Addressing extended memory using millicode by concatenating a sm does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Addressing extended memory using millicode by concatenating a sm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressing extended memory using millicode by concatenating a sm will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-90951