Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2004-12-22
2008-08-26
Puente, Emerson C (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S730000
Reexamination Certificate
active
07418636
ABSTRACT:
Addressing error detection systems and methods are disclosed. A target address is written to a memory in an electronic system and subsequently output on an address path through which the memory is addressable. An addressing error is detected by determining whether the target address output on the address path is detected at the memory. Address detection at the memory involves storing the target address, monitoring the address path for the target address, and providing an address detection indication based on whether the target address is detected on the address path. The address detection indication may be provided, for example, by setting a flag in a data structure which is stored in the memory.
REFERENCES:
patent: 5590278 (1996-12-01), Barthel et al.
patent: 6094732 (2000-07-01), Takano
patent: 6269458 (2001-07-01), Jeter et al.
patent: 6457067 (2002-09-01), Byers et al.
patent: 6941493 (2005-09-01), Phelps
patent: 2004/0162956 (2004-08-01), Hidai et al.
Microsoft Computer Dictionary, 2002, Microsoft Press, 5th ed., pp. 142.
Alcatel Lucent
Puente Emerson C
LandOfFree
Addressing error and address detection systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Addressing error and address detection systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressing error and address detection systems and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3997238