Addressable and electrically reversible memory switch

Static information storage and retrieval – Systems using particular element – Molecular or atomic

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S100000, C365S148000, C257SE51006

Reexamination Certificate

active

06809955

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to a switching device, and more particularly, to a switching device having a memory function, wherein the memory/switching device can be addressed and the switching state reversed by externally applying an electric field.
BACKGROUND OF THE INVENTION
Various types of electrically addressable memory devices for computer data storage are known in the art. Most of these devices store a data bit as a charge in a capacitor. The charge state can be read out and the output signal used to control processes in a computer processor. Most of these devices require complex silicon processing steps and a dedicated device architecture which depends on memory type.
Memory devices are distinguished by their speed and data retention characteristic. Dynamic random access memory (DRAM) is a volatile memory characterized by a destructive read. This means that it is necessary to supply voltage to the memory bits at all times, or the information will disappear. Furthermore, each memory element has associated with it a transistor. Static random access memory (SRAM) stores data in a bistable flip-flop, commonly consisting of cross-coupled inverters. It is called “static” because it will retain a value as long as power is supplied. It is still volatile, i.e. it will lose its contents when the power is switched off, in contrast to ROM. SRAM is usually faster than DRAM, but each bit requires several transistors (about six), so that a lesser number of bits of SRAM fit in the same area as compared to DRAM.
Erasable programmable read only memory (EPROM) is a type of storage device in which the data is determined by electrical charge stored in an isolated (“floating”) MOS transistor gate. The isolation is good enough to retain the charge almost indefinitely (more than ten years) without an external power supply. The EPROM is programmed by “injecting” charge into the floating gate, using a technique based on the tunnel effect. This requires higher voltage than in normal operation (usually 12V-25V). The floating gate can be discharged through UV-illumination or electrically (EEPROM). Usually bytes or words can be erased and reprogrammed individually during system operation. EEPROM is more expensive and less dense than RAM. It is appropriate for storing small amounts of data which is changed infrequently. Another known non-volatile memory device is a ferromagnetic RAM (Fe-RAM), wherein the individual storage cells do not require a dedicated transistor.
It would therefore be desirable to provide a device for data storage and data manipulation that is easy and inexpensive to manufacture and has a predictable memory and/or switching effect.
SUMMARY OF THE INVENTION
The present invention provides a novel switching device that comprises first and second electrodes, an active region provided between the first and second electrodes and including a molecular system, and a control electrode for controlling an electric field applied to the active region. Ionic complexes may be distributed in the molecular system.
In accordance with an embodiment of the present invention, the electric field is controlled for switching the active region between a high-impedance state or off state and a low-impedance state or on state. The reproducible switching between the off state and the on state may be achieved by applying an electrical field with a predetermined polarity and magnitude for a predetermined time.
In particular, the active region may be switched from the off state into the on state when a voltage of a first polarity is applied between the control electrode and the first and second electrodes. As a result, an electrically conducting channel is provided between the first and second electrodes. The active region may be switched back to the off state when a voltage of a second polarity opposite with respect to the first polarity is applied between the control electrode and the first and second electrodes.
The ionic complexes dissociate under the influence of an external applied electric field, thereby changing the electrical conductivity of the device. The molecular matrix can be polyconjugated compounds, aromatic and heterocyclic molecules, quasi-one-dimensional complexes, such as phthalocyanines and porphyrins, and anisotropic inorganic materials, such as NbSe
3
. Each of the ionic complexes may include, for example, ions of Na and Cl or ions of Cs and Cl.
The active region in accordance with an embodiment of the present invention may provide stable and metastable modes of operation. Intensity of an electric field required to switch the switching device between the on and off states in the stable mode is higher than in the metastable mode. The on-state impedance of the active region in the stable mode is lower than in the metastable mode, whereas the switching time as well as data storage time in the stable mode is longer than in the metastable mode.
In accordance with an embodiment of the invention, the first and second electrodes of the switching device may be provided on an insulating substrate. The active region also may be provided on the substrate so as to have an electrical contact with the first and second electrodes. The control electrode may be formed on an insulating layer covering the active region.
In accordance with another embodiment of the invention, no insulating substrate is required. The active region may be sandwiched between the first electrode and the second electrode. The control electrode may be provided on the insulating layer covering the first electrode.
In accordance with another aspect of the invention, a memory switch is provided with a gate terminal, at least two signal terminals, and an active element including a molecular system and ionic complexes distributed in the system. The active element electrically connected between the signal terminals is responsive to a signal applied to the gate terminal for switching between an on state and an off state.
The foregoing and other features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.


REFERENCES:
patent: 3719933 (1973-03-01), Wakabayashi et al.
patent: 3810127 (1974-05-01), Hoff, Jr.
patent: 4267558 (1981-05-01), Guterman
patent: 4267583 (1981-05-01), Suzuki
patent: 4371883 (1983-02-01), Potember et al.
patent: 4616340 (1986-10-01), Hayashi et al.
patent: 4631562 (1986-12-01), Avery
patent: 4652894 (1987-03-01), Potember et al.
patent: 4677742 (1987-07-01), Johnson
patent: 4727514 (1988-02-01), Bhuva et al.
patent: 4733375 (1988-03-01), Terashima
patent: 4834911 (1989-05-01), Carew
patent: 4839700 (1989-06-01), Ramesham et al.
patent: 4860254 (1989-08-01), Pott et al.
patent: 5012445 (1991-04-01), Kazuaki et al.
patent: 5034192 (1991-07-01), Wrighton et al.
patent: 5130380 (1992-07-01), Carew
patent: 5136212 (1992-08-01), Eguchi et al.
patent: 5153681 (1992-10-01), Kishimoto et al.
patent: 5196912 (1993-03-01), Matsumoto et al.
patent: 5206525 (1993-04-01), Yamamoto et al.
patent: 5245543 (1993-09-01), Smayling et al.
patent: 5296716 (1994-03-01), Ovshinsky et al.
patent: 5315131 (1994-05-01), Kishimoto et al.
patent: 5319564 (1994-06-01), Smayling et al.
patent: 5355235 (1994-10-01), Nishizawa et al.
patent: 5392236 (1995-02-01), Hashimoto
patent: 5412614 (1995-05-01), Bird
patent: RE34974 (1995-06-01), Terashima
patent: 5431883 (1995-07-01), Barraud
patent: 5440518 (1995-08-01), Hazani
patent: 5563081 (1996-10-01), Ozawa
patent: 5572472 (1996-11-01), Kearney et al.
patent: 5579199 (1996-11-01), Kawamura et al.
patent: 5670818 (1997-09-01), Forouhi et al.
patent: 5691935 (1997-11-01), Douglass
patent: 5698874 (1997-12-01), Hayashi
patent: 5734605 (1998-03-01), Zhu et al.
patent: 5761115 (1998-06-01), Kozicki et al.
patent: 5770885 (1998-06-01), McCollum et al.
patent: 5818749 (1998-10-01), Harshfield
patent: 5849403 (1998-12-01), Aoki et al.
patent: 5869882 (1999-02-01), Chen et al.
patent: 5896312 (1999-04-01), Kozicki et al.
patent: 5900662 (1999-05-0

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Addressable and electrically reversible memory switch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Addressable and electrically reversible memory switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressable and electrically reversible memory switch will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3284726

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.