Address translation trace message generation for debug

Details Address translation trace message generation for debug Address translation trace message generation for debug

2011-07-19

2011-07-19

Le, Dieu-Minh (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S038100

Reexamination Certificate

active

07984337

ABSTRACT:
A data processing system and method generates debug messages by permitting an external debug tool to have real-time trace functionality. A data processor executes a plurality of data processing instructions and uses a memory for information storage. Debug circuitry generates debug messages including address translation trace messages. A memory management unit has address translation logic for implementing address translation to translate addresses between virtual and physical forms. The debug circuitry includes message generation circuitry that is coupled to the memory management unit for receiving notice when one or more address translation mappings are modified. The message generation circuitry generates an address translation trace message in response to a detection of a modification of an address translation mapping occurs and provides the address translation trace message external to the debug circuitry.

REFERENCES:
patent: 5127103 (1992-06-01), Hill et al.
patent: 5630049 (1997-05-01), Cardoza et al.
patent: 5913923 (1999-06-01), Dunlap et al.
patent: 6779145 (2004-08-01), Edwards et al.
patent: 6883162 (2005-04-01), Jackson et al.
patent: 6918065 (2005-07-01), Edwards et al.
patent: 7296137 (2007-11-01), Moyer
patent: 7299335 (2007-11-01), Moyer
patent: 2006/0117224 (2006-06-01), Wu
patent: 2006/0271919 (2006-11-01), Moyer
patent: 2007/0130119 (2007-06-01), Phillips
U.S. Appl. No. 12/179,632, filed Jul. 25, 2008.
U.S. Appl. No. 12/179,629, filed Jul. 25, 2008.
U.S. Appl. No. 12/179,631, filed Jul. 25, 2008.
Ruiz, Juan-Carlos; “On-chip Debugging-based Fault Emulation for Robustness Evaluation of Embedded Software Components”; 2005; IEEE.
PCT Application No. PCT/US2010/021780; Search Report and Written Opinion dated Aug. 13, 2010.

Affiliated with

Also associated with

Rating

Address translation trace message generation for debug does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address translation trace message generation for debug, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translation trace message generation for debug will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2739630