Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2006-06-20
2006-06-20
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C342S357490, C342S357490, C342S357490, C375S150000
Reexamination Certificate
active
07065629
ABSTRACT:
The address translation logic of the present invention is incorporated in a global positioning system (GPS) receiver and operates to group data in memory based on translating the address from a direct memory access controller. The data includes post-correlated samples of the correlation of a signal with a generated frequency and a generated code having a plurality of time offsets. In general, the address translation logic organizes the data such that each element of the data associated with particular ones of the plurality of time offsets are grouped together in order to improve the efficiency of performing a fast Fourier transform of the data. In addition, the address translation logic allows the transfer of data from correlation circuitry to memory, from the memory to an FFT module, and from the FFT module to the memory using standard DMA controllers.
REFERENCES:
patent: 4998111 (1991-03-01), Ma et al.
patent: 5535237 (1996-07-01), LaPadula, III et al.
patent: 5537121 (1996-07-01), Lennen
patent: 5592173 (1997-01-01), Lau et al.
patent: 5663734 (1997-09-01), Krasner
patent: 5736956 (1998-04-01), Kennedy et al.
patent: 5805108 (1998-09-01), Lennen
patent: 5832375 (1998-11-01), Leisten et al.
patent: 6107960 (2000-08-01), Krasner
patent: 6442375 (2002-08-01), Parmentier
patent: 6466958 (2002-10-01), Van Wechel et al.
patent: 6535837 (2003-03-01), Schach Von Wittenau
patent: 6556942 (2003-04-01), Smith
patent: 6760364 (2004-07-01), Kohli et al.
patent: 6772315 (2004-08-01), Perego
patent: 6831705 (2004-12-01), Yamamoto
patent: 6856794 (2005-02-01), Tso et al.
patent: 2003/0050949 (2003-03-01), Van Wechel et al.
patent: 2003/0227963 (2003-12-01), Dafesh
patent: 1122554 (2001-08-01), None
Starzyk, J.A. and Zhu, Z., “Averaging Correlation for C/A Code Acquisition and Tracking in Frequency Domain,” Proceedings of the 44thIEEE 2001 Midwest Symposium on Circuits and Systems, vol. 2, pp. 905-908, Dayton, Ohio, Aug. 14-17, 2001.
Field Michael J.
Warloe Andreas
Namazi Mehdi
RF Micro Devices, Inc.
Verbrugge Kevin
Withrow & Terranova , PLLC
LandOfFree
Address translation logic for use in a GPS receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address translation logic for use in a GPS receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translation logic for use in a GPS receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3635386