Address translation for shared-memory multiprocessor clustering

Details Address translation for shared-memory multiprocessor clustering Address translation for shared-memory multiprocessor clustering

1996-05-21

1999-08-17

Cabeca, John W.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711203, 711173, 709216, 71280028, G06F 906

Patent

active

059408707

ABSTRACT:
An address translation method for use in a system including a plurality of cluster nodes and including the steps of: at a source node, receiving over a first network a communication with a first destination address having an index portion and an offset portion, wherein the index portion includes a partition number portion; providing an address mapping table which maps a plurality of indexes to a corresponding plurality of node ID's, each of the plurality of node ID's identifying a different one of the plurality of cluster nodes; using the index portion from the first destination address as an index into the address mapping table to identify a node ID, wherein the identified node ID identifies a destination node; appending the identified node ID to the first destination address to generate a second destination address; and using the second destination address to send information to a second network of the destination node.

REFERENCES:
patent: 4754394 (1988-06-01), Brantley et al.
patent: 4951193 (1990-08-01), Muramatsu et al.
patent: 4980822 (1990-12-01), Brantley et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5230045 (1993-07-01), Sindhu
patent: 5237673 (1993-08-01), Orbits et al.
patent: 5247629 (1993-09-01), Casamatta et al.
patent: 5274789 (1993-12-01), Costa et al.
patent: 5297265 (1994-03-01), Frank et al.
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5566321 (1996-10-01), Pase et al.
patent: 5590301 (1996-12-01), Guenthner et al.
patent: 5613071 (1997-03-01), Rankin et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5682512 (1997-10-01), Tetrick et al.
patent: 5710907 (1998-01-01), Hagersten et al.
patent: 5778429 (1998-07-01), Sukewaga et al.
patent: 5784706 (1998-07-01), Oberlin et al.
Anderson et al. A Case for Networks of Workstations: NOW. IEEE Micro, Feb.
Blumrich et al. Virtual memory mapped network interface for the SHRIMP multicomputer. In Proc. 21-th International Symposium on Comp. Arch., pp. http://www.acm.org/pubs/citations/proceedings/isca/191995/p142-b.
Hwang et al. Scalable Parallel Computers for Real-timeSignal Processing. IEEE Signal Processing, pp. 50-66 Jul. 1996.
Becker et al. Beowulf:A Parallel Workstation for Scientific Computation. Proceedings of the 1995 International Conference on Parallel http://beowulf.gsfc.nasa.gov/papers/papers.html, Aug. 1995.

Affiliated with

Also associated with

Rating

Address translation for shared-memory multiprocessor clustering does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address translation for shared-memory multiprocessor clustering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translation for shared-memory multiprocessor clustering will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-326179