Address translation device storage last address translation in r

Details Address translation device storage last address translation in r Address translation device storage last address translation in r

1995-09-27

1999-01-12

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711213, G06F 1210

Patent

active

058601457

ABSTRACT:
The address translation device includes a virtual page number register for storing a last-accessed virtual page number, a physical page number register for storing a physical page number corresponding to the virtual page number stored in the virtual page number and a TLB (translation lookaside buffer) circuit for storing a plurality of relationships between the physical page numbers and the virtual page numbers. First, a comparator compares a new virtual page number with an output of the virtual page number register. If the new virtual page number matches the output of the virtual page number register, the output of the physical page number register is output through a multiplexer as a physical page number. If the new and stored page numbers do not match, on the other hand, a mismatch signal output by the comparator activates the TLB circuit so that the output of the TLB circuit is outputted through a multiplexer as the physical page number. Different configurations of the TLB circuit are used in such a way that the processing speed can be secured without reducing the hit ratio of the address translation. Further, the access to the TLB circuit is minimized to reduce the power consumption.

REFERENCES:
patent: 4400774 (1983-08-01), Toy
patent: 4943914 (1990-07-01), Kubo
patent: 5018061 (1991-05-01), Kishigami et al.
patent: 5237671 (1993-08-01), Freitas et al.
patent: 5526504 (1996-06-01), Hsu et al.
European Search Report, dated Jan. 30, 1996, Appl. No. 95115267.7-2201.
J. Bradley Chen, et al., "A Simulation Based Study of TLB Performance", Computer Architecture News, 20 (1992) May, No. 2.
European Search Report, dated May 9, 1996, Appl. No. 95115267.7.
J.E. Campbell, et al., "Most Recent Class Used Search Algorithm For A Memory Cache", vol. 18, No. 10, Mar. 1976.

Affiliated with

Also associated with

Rating

Address translation device storage last address translation in r does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address translation device storage last address translation in r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address translation device storage last address translation in r will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1525470