Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2007-09-11
2007-09-11
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S082000, C326S086000
Reexamination Certificate
active
11303863
ABSTRACT:
An address transition detector circuit includes an input node, an output node, a bandgap reference node, and Pbiasand Nbiasnodes having voltages derived from the bandgap reference node. First through fifth cascaded inverters are each powered by a p-channel and n-channel MOS bias transistors having their gates coupled respectively to the Pbiasnode and the Nbiasnode. The input of the first inverter is coupled to the input node. First and second capacitors are coupled respectively to ground from the outputs of the first and fourth cascaded inverters. A NAND gate has a first input coupled to the input node, a second input coupled the output of the fifth cascaded inverter, and an output coupled to the output node.
REFERENCES:
patent: 4633102 (1986-12-01), Childers
patent: 4742247 (1988-05-01), Venkatesh
patent: 4922461 (1990-05-01), Hayakawa et al.
patent: 4982117 (1991-01-01), Matsuzaki et al.
patent: 5008858 (1991-04-01), Ikeda
patent: 5057712 (1991-10-01), Trinh et al.
patent: 5198709 (1993-03-01), OConnell
patent: 5295117 (1994-03-01), Okada
patent: 5313435 (1994-05-01), Kim et al.
patent: 5414659 (1995-05-01), Ito
patent: 5414672 (1995-05-01), Ozeki et al.
patent: 5461334 (1995-10-01), Honda
patent: 5519666 (1996-05-01), McAdams
patent: 5553033 (1996-09-01), McAdams
patent: 5557226 (1996-09-01), Honda
patent: 5566129 (1996-10-01), Nakashima et al.
patent: 5606269 (1997-02-01), Pontius et al.
patent: 5672989 (1997-09-01), Jang et al.
patent: 5745431 (1998-04-01), Pontius et al.
patent: 5777492 (1998-07-01), Suyama et al.
patent: 5815464 (1998-09-01), Golla et al.
patent: 5994937 (1999-11-01), Hara et al.
patent: 6016284 (2000-01-01), Itagaki et al.
patent: 6212128 (2001-04-01), Pascucci
patent: 6285627 (2001-09-01), Kurihara et al.
Lee Poongyeub
Liu Ming-Chi
Actel Corporation
Sierra Patent Group Ltd.
Tran Anh Q.
LandOfFree
Address transition detector for fast flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address transition detector for fast flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transition detector for fast flash memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3747693