Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Patent
1995-02-15
1997-01-14
Yoo, Do Hyun
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
36518905, 36518907, 365203, 365207, 365210, 3652335, G11C 1300
Patent
active
055946917
ABSTRACT:
An address transition detection interface is disclosed for a sensing circuit that determines a state of a memory cell having n possible states, where n is greater than 2, and wherein no decoding logic is required to translate outputs of comparators into binary bits. In the case where n is 4, the sensing circuit includes a first reference corresponding to a first threshold voltage level and a first comparator coupled to the memory cell and to the first reference. The first comparator compares a threshold voltage level of the memory cell to the first reference and provides a first result of the comparison as output. The sensing circuit further includes a second reference corresponding to a second threshold voltage level and a third reference corresponding to a third voltage level. A second comparator has one of its inputs coupled to the memory cell and its second input is selectively coupled to either the second reference or the third reference. A selector circuit selects between the second and third references in response to the first result. The selector circuit couples the second reference to the second comparator if the threshold voltage level of the memory cell is less than the first threshold voltage level. The selector circuit couples the third reference to the second comparator if the threshold voltage level of the memory cell is greater than the first voltage level. A forcing circuit provides the first reference to the second comparator in place of the second and third references for a predetermined period following the output of the first result by the first comparator and prior to the selective coupling to the second comparator by the selector circuit of the second reference or the third reference.
REFERENCES:
patent: 4415992 (1983-11-01), Adlhoch
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5243575 (1993-09-01), Sambandan et al.
patent: 5260901 (1993-11-01), Nagase et al.
patent: 5283761 (1994-02-01), Gillingham
patent: 5289412 (1994-02-01), Frary et al.
patent: 5305273 (1994-04-01), Jinbo
patent: 5539690 (1996-07-01), Talreja et al.
Intel Corporation
Yoo Do Hyun
LandOfFree
Address transition detection sensing interface for flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address transition detection sensing interface for flash memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address transition detection sensing interface for flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1393704