Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2011-01-18
2011-01-18
Bragdon, Reginald G (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S005000, C711SE12070
Reexamination Certificate
active
07873800
ABSTRACT:
Method and device for generating an address value for addressing an interleaver memory. Consecutive address fragments to which a most significant bit(s) is to be appended are generated. Only a fraction of the address fragments generated, which potentially will exceed a maximum allowable value, is compared to the maximum allowable value. If the compared address fragment exceeds the maximum allowable value it is discarded. If the compared address fragment does not exceed the maximum allowable value it is accepted.
REFERENCES:
patent: 5128998 (1992-07-01), Kurihara
patent: 5687325 (1997-11-01), Chang
patent: 6314534 (2001-11-01), Agrawal et al.
patent: 6625234 (2003-09-01), Cui et al.
patent: 6891689 (2005-05-01), Taguchi et al.
patent: WO 00/60751 (2000-10-01), None
Sophia-Antipo, FR: “Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for digital terrestrial television; ETSI EN 300 744” ETSI Standards, European Telecommunications Standards Institute, vol. BC, No. V141, Jan. 2001, XP014001882 ISSN: 0000-0001 cited in the application p. 18-p. 19.
Ahmed Hamdy S
Bragdon Reginald G
Telefonaktiebolaget L M Ericsson (publ)
LandOfFree
Address generator for an interleaver memory and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address generator for an interleaver memory and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address generator for an interleaver memory and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2637793