Address decoder and method for setting an address

Details Address decoder and method for setting an address Address decoder and method for setting an address

2011-01-04

2011-01-04

Le, Don P (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

C326S093000

Reexamination Certificate

active

07863938

ABSTRACT:
An address decoder that sets an address of a module connected to a bus includes a level comparator, an edge detector, and an output decoder. The level comparator compares an SDA signal, which is input to an SDA terminal, with an address selection signal, which is input to an ADDR terminal, and outputs a comparison result. When the two signals match, the comparison is repeated until slave addresses are all received. When the two signals do not match, subsequent comparisons are not performed. The edge detector detects an edge of the address selection signal input to the ADDR terminal. The output decoder sets an address corresponding to the connected destination of the ADDR terminal to determine an address of a slave module connected to the address decoder.

REFERENCES:
patent: 5778439 (1998-07-01), Trimberger et al.
patent: 2008/0147941 (2008-06-01), Deshpande et al.

Affiliated with

Also associated with

Rating

Address decoder and method for setting an address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address decoder and method for setting an address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address decoder and method for setting an address will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2742512