Address counter for addressing synchronous high-frequency...

Details Address counter for addressing synchronous high-frequency... Address counter for addressing synchronous high-frequency...

2005-03-01

2005-03-01

Lamarre, Guy J. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C711S200000, C365S236000

Reexamination Certificate

active

06862702

ABSTRACT:
The novel address counter can be used in combination with an existing test unit—serving for testing digital circuits—for addressing synchronous high-frequency digital circuits, in particular fast memory devices. Address offset values are provided in programmable offset registers, with a multiplexer circuit and a selection and combination circuit, on the basis of input signals which are fed in at low frequency and in parallel by the test unit. Simple address changes and address jumps can be realized at a high clock frequency in a very flexible manner.

REFERENCES:
patent: 4779084 (1988-10-01), Tanaka et al.
patent: 5657466 (1997-08-01), Yazawa

Affiliated with

Also associated with

Rating

Address counter for addressing synchronous high-frequency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address counter for addressing synchronous high-frequency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address counter for addressing synchronous high-frequency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3438965