Electrical computers and digital processing systems: memory – Address formation – Incrementing – decrementing – or shifting circuitry
Reexamination Certificate
2006-03-21
2006-03-21
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Incrementing, decrementing, or shifting circuitry
C711S104000, C711S105000, C711S154000, C711S217000, C711S165000, C365S222000
Reexamination Certificate
active
07017027
ABSTRACT:
An address-counter control system includes a counter circuit, path switches, and a control circuit. The counter circuit includes a first series of address counters which corresponds to a non-contiguous region portion and second and third series of address counters which correspond to respective contiguous region portions and which are located at two opposite ends of the first series of address counters. The path switches are provided at connection paths between the second and the third series of address counters. The path switches disconnect the first series of address counters and directly connect the second and third series of address counters or disconnect the direct connection between the second and third series of address counters and connect the first series of address counters to and between the second and the third series of address counters. The control circuit control the path switches.
REFERENCES:
patent: 4296480 (1981-10-01), Eaton et al.
patent: 4503525 (1985-03-01), Malik et al.
patent: 4587559 (1986-05-01), Longacre et al.
patent: 4631701 (1986-12-01), Kappeler et al.
patent: 4648032 (1987-03-01), Romero et al.
patent: 5265231 (1993-11-01), Nuwayser
patent: 5283885 (1994-02-01), Hollerbauer
patent: 5305274 (1994-04-01), Proebsting
patent: 5790468 (1998-08-01), Oh
patent: 5966725 (1999-10-01), Tabo
patent: 5999473 (1999-12-01), Harrington et al.
patent: 6134168 (2000-10-01), Harrington et al.
patent: 6490215 (2002-12-01), Komura et al.
patent: 2001/0018726 (2001-08-01), Tabo
patent: 2001/0034820 (2001-10-01), Mann
patent: 2002/0018389 (2002-02-01), Ito et al.
patent: 56-98781 (1981-08-01), None
patent: 2002-56671 (2002-02-01), None
Seibert, On-chip refresh address counter circuit, Feb. 1982, IBM TDB, vol. 24 No 9, pp. 4673-4674.
Inaba Tomoyuki
Kato Hideaki
Nakai Kiyoshi
Elpida Memory Inc.
Hitachi , Ltd.
Hitachi ULSI Systems Co. Ltd.
Kravets Leonid
Peikari B. James
LandOfFree
Address counter control system with path switching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address counter control system with path switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address counter control system with path switching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3605480