Address control system for a memory storage device

Details Address control system for a memory storage device Address control system for a memory storage device

2007-10-30

2007-10-30

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Incrementing, decrementing, or shifting circuitry

C711S154000, C365S230040

Reexamination Certificate

active

10754663

ABSTRACT:
A memory storage device having an address control system is disclosed. The memory storage device includes memory cells and an address control system configured to decode a bit number which identifies a number of the memory cells which are selected in parallel. The memory cells selected in parallel correspond to least significant bits of an address which has a range that includes the memory cells.

REFERENCES:
patent: 5493535 (1996-02-01), Cho
patent: 5717706 (1998-02-01), Ikeda
patent: 5986925 (1999-11-01), Naji et al.
patent: 6052302 (2000-04-01), Moyer et al.
patent: 6191997 (2001-02-01), Son et al.
patent: 6215707 (2001-04-01), Moyer
patent: 6292868 (2001-09-01), Norman
patent: 6363000 (2002-03-01), Perner et al.
patent: 2001/0038548 (2001-11-01), Perner et al.
patent: 2002/0021543 (2002-02-01), Gogl et al.

Affiliated with

Also associated with

Rating

Address control system for a memory storage device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address control system for a memory storage device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address control system for a memory storage device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3872543