Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1995-07-11
1996-11-12
Clawson, Jr., Joseph E.
Static information storage and retrieval
Read/write circuit
Bad bit
36523006, 3652257, G11C 800
Patent
active
055746896
ABSTRACT:
An integrated circuit includes primary circuit elements selectable by n address bits. A master storage device is programmable to indicate that at least one primary circuit element is being replaced. Redundant circuit elements each include a non-precharging matching circuit, which includes sub-match circuits. The sub-match circuits include two state storage devices corresponding to one of the possible binary values of at least one of the n address bits and activate a sub-match signal when the binary value of the at least one of the n address bits corresponds to one of the two state storage devices in a first state if the master storage device is programmed. A match circuit activates a match signal in response to all sub-match signals being active to disable a primary circuit element from being selected by a corresponding binary value of the n address bits and to enable the redundant circuit element to be selected by the corresponding binary value of the n address bits.
REFERENCES:
patent: 5281868 (1994-01-01), Morgan
patent: 5487040 (1996-01-01), Sukejawa et al.
patent: 5495446 (1996-02-01), Teel et al.
patent: 5508963 (1996-04-01), Sawada et al.
Clawson Jr. Joseph E.
Micro)n Technology, Inc.
LandOfFree
Address comparing for non-precharged redundancy address matching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address comparing for non-precharged redundancy address matching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address comparing for non-precharged redundancy address matching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-568558