Address buffer of semiconductor memory device

Static information storage and retrieval – Addressing – Including particular address buffer or latch circuit...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365222, 365233, B11C 800

Patent

active

056403607

ABSTRACT:
An address buffer circuit for a semiconductor memory device includes first and second address inputs which are selectably connectable to a first node according to first and second address input control signals, respectively. The device also includes first and second switches which are controlled by a refresh mode signal and selectively output a first or second address enable signal. Further, a latch is provided which latches the address signal input to the first node, and outputs the latched address signal in periods of the selected first or second address enable signals.

REFERENCES:
patent: 5537564 (1996-07-01), Hazanchuk et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Address buffer of semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address buffer of semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address buffer of semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2162967

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.