Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output addressing
Reexamination Certificate
2005-02-01
2005-02-01
Perveen, Rehana (Department: 2116)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output addressing
C710S008000, C710S009000, C710S010000, C709S221000, C709S222000
Reexamination Certificate
active
06850992
ABSTRACT:
A bus device that has recently been connected to a bus system is first addressable at a pre-set address. A bus master transmits a new address and an identification to the bus device. The bus device compares the transmitted identification with an identification that has been stored in the bus device and assumes the transmitted new address, if the transmitted identification corresponds with the identification that has been stored in the bus device. The bus device is then addressable at the new address.
REFERENCES:
patent: 4730251 (1988-03-01), Aakre et al.
patent: 4847834 (1989-07-01), Bryant
patent: 4964038 (1990-10-01), Louis et al.
patent: 5175822 (1992-12-01), Dixon et al.
patent: 5551053 (1996-08-01), Nadolski et al.
patent: 5671387 (1997-09-01), Jacobs et al.
patent: 5708831 (1998-01-01), Schon
patent: 5712852 (1998-01-01), Wilson
patent: 5980078 (1999-11-01), Krivoshein et al.
patent: 6098113 (2000-08-01), Heil et al.
patent: 197 33 906 (1999-02-01), None
Heinrich Andreas
Weiβbach Bernhard
No associations
LandOfFree
Address assignment method for at least one bus device that... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address assignment method for at least one bus device that..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address assignment method for at least one bus device that... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3462996