Adder circuitry for a programmable logic device

Details Adder circuitry for a programmable logic device Adder circuitry for a programmable logic device

2007-09-11

2007-09-11

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000, C326S040000

Reexamination Certificate

active

11193125

ABSTRACT:
A PLD having logic blocks capable of performing addition with a constant and non-constant value where the constant value is provided directly to an adder, without first passing it through a look up table. The PLD includes a plurality of logic blocks arranged in a two dimensional array. Row and column interconnects are provided to interconnect the plurality of logic blocks arranged in the two dimensional array. The plurality of logic blocks each include a look up table configurable to perform combinational logic and an adder circuit configured to perform adding functions. Each logic block also includes circuitry configured to directly provide a constant value to the adder circuit without passing the constant value through the look up table. The look up table is therefore available to perform other logic functions that would otherwise have to performed elsewhere on the chip.

REFERENCES:
patent: 5546018 (1996-08-01), New et al.
Altera Corporation, “Glossary” Jul. 2001, pp. 1-16.
Altera Corporation, “2. Stratix Architecture”, Stratix Device Handbook, vol. 1, Sep. 2004, pp. 2-1 through 2-142.
Altera Corporation, “Stratix II, 90-nm High-Performance, High Density FPGAs”, Product Brochure, Nov. 2004, 8 Pages.
Altera Corporation, “l. Introduction”, Stratix II Device Handbook, vol. 1, May 2005, pp. 1-1 through 1-4.
Altera Corporation, “2. Stratix II Architecture”, Stratix II Device Handbook, vol. 1, May 2005, pp. 2-1 through 2-104.
Kintisheff, Tsvetan, “Advantages and Disadvantages of PLDs vs ASIC-s”, Downloaded on Jul. 28, 2005 from: http://www.yeald.com/Yeald/a/17191/advantages—and—disadvantages—of—plds—vs—asci-s.html, 4 Pages.
Kintisheff, Tsvetan, “Why PLD-s are On The Rise”, Downloaded on Jul. 28, 2005 from: http://www.yeald.com/Yeald/a/17201/why—pld-s—are—on—the—rise.html, 4 Pages.
Xilinx, “Virtex-4 Family Overview”, Preliminary Product Specification, DS112 (v1.3) Mar. 26, 2005, 9 Pages.

Affiliated with

Also associated with

Rating

Adder circuitry for a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adder circuitry for a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adder circuitry for a programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3752726