Static information storage and retrieval – Read/write circuit – Noise suppression
Reexamination Certificate
2008-07-31
2011-12-13
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
Noise suppression
C365S049130
Reexamination Certificate
active
08077534
ABSTRACT:
A proactive noise suppression system and method for a power supply network of an integrated circuit. The system and method include receiving an IC event sequence to a memory element, correlating the IC event sequence to a storage location in a second memory element, the storage location including an anti-noise response signature, and utilizing the anti-noise response signature to proactively generate an anti-noise response in a power supply network in at least a portion of the integrated circuit at about the time of execution of the first IC event sequence. Anti-noise response signatures may be adaptively updated and/or created based on noise measurements made corresponding to execution of an IC event sequence by the integrated circuit.
REFERENCES:
patent: 6081822 (2000-06-01), Hillery et al.
patent: 6473124 (2002-10-01), Panicacci et al.
patent: 6493830 (2002-12-01), Kamei
patent: 6493853 (2002-12-01), Savithri et al.
patent: 6563727 (2003-05-01), Roth et al.
patent: 6603293 (2003-08-01), Knoedgen
patent: 6654054 (2003-11-01), Embler
patent: 6803953 (2004-10-01), Wada
patent: 6807656 (2004-10-01), Cao et al.
patent: 6839258 (2005-01-01), Patel
patent: 7218135 (2007-05-01), Arsovski et al.
patent: 2003/0202395 (2003-10-01), Lee et al.
“Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power,” by Nam Sung Kim, Krisztian Flaunter, David Blaauw, and Trevor Mudge. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 2, Feb. 2004, pp. 167-184.
“Drowsy Instruction Caches, Leakage Power Reduction Using Dynamic Voltage Scaling and Cache Sub-bank Prediction,” by Nam Sung Kim, Krisztian Flaunter, David Blaauw, and Trevor Mudge. Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-35), 2002.
“Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power,” by Steve Dropsho, Alper Buyuktosunoglu, Rajeev Balasubramonnian, David H. Albonesi, Sandhya Dwarkadas, Greg Semeraro, Grigorios Magklis, and Michael L. Scott. Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT '02), 2002.
“Efficient Entry-Reduction Algorithm for TCAM-Based IP Forwarding Engine,” by P.C. Wang, C.T. Chan, R.C. Chen, and H.Y. Chang. IEE Proc.-Commun., vol. 152, No. 2, Apr. 2005, pp. 172-176.
Arsovski Igor
Cranford, Jr. Hayden C.
Ventrone Sebastian T.
Dinh Son
Downs Rachlin & Martin PLLC
International Business Machines - Corporation
LandOfFree
Adaptive noise suppression using a noise look-up table does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive noise suppression using a noise look-up table, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive noise suppression using a noise look-up table will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4296710