Boots – shoes – and leggings
Patent
1986-12-29
1989-05-30
Chin, Gary
Boots, shoes, and leggings
148DIG93, 364559, G06F 1560
Patent
active
048357049
ABSTRACT:
An adaptive method and system are disclosed for providing high density interconnections of very large scale integrated circuits on a substrate. The procedure is performed in four basic steps: first an artwork representation for the interconnections of the integrated circuits is generated. This artwork representation is stored in a computer data base and assumes the integrated circuits to be at predetermined ideal locations and positions on the substrate. Second, using imaging, the actual positions of each integrated circuit on the substrate are determined. The actual positions of the integrated circuits are compared with their ideal positions to compute an offset and rotation for each integrated circuit on the substrate. Third, the computed offsets and rotations are then used to modify the artwork representation stored in the data base to account for the actual locations and positions of the integrated circuits on the substrate. Finally, the modified artwork representation is used to drive a direct writing laser lithography system that actually forms the high density interconnections of the integrated circuits on the substrate. The artwork representations are stored in computer data bases in vector form to minimize storage requirements. The laser beam produced by the lithography system is raster scanned on the substrate. Modulation of the laser beam is controlled by the real time conversion of the vector representation of the modified artwork to be a bit mapped representation. To assure accurate formations of the interconnects, a feedback alignment system is used to accurately position the laser beam throughout its raster scan.
REFERENCES:
patent: 3290756 (1966-12-01), Dreyer
patent: 3679941 (1972-07-01), LaCombe et al.
patent: 3691628 (1972-09-01), Kim et al.
patent: 3702025 (1972-11-01), Archer
patent: 4300153 (1981-11-01), Ilayakawa et al.
patent: 4328553 (1982-05-01), Fredriksen et al.
patent: 4342090 (1982-07-01), Caccoma et al.
patent: 4347306 (1982-08-01), Takeda et al.
patent: 4426773 (1984-01-01), Hargis
patent: 4519876 (1985-05-01), Lee et al.
patent: 4541712 (1985-09-01), Whitney
patent: 4550374 (1985-10-01), Meshman et al.
patent: 4588468 (1986-05-01), McGinty et al.
patent: 4613891 (1986-09-01), Ng et al.
patent: 4617085 (1986-10-01), Cole et al.
patent: 4628466 (1986-12-01), Tymes
patent: 4677528 (1987-06-01), Miniet
patent: 4723221 (1988-02-01), Matsuura et al.
patent: 4764485 (1988-08-01), Loughran et al.
Jubb, Charles, "PC Board Layout Via AutoCaD", Cadence, vol. 1, No. 2, pp. 51-55.
Angell, Richard, "End-to-End Design", PC Tech Journal, vol. 4, No. 11, Nov. 1986, pp. 97-119.
Auletta, L. V. et al., "Flexible Tape Conductor Interconnection for Chips", IBM Technical Disclosure Bulletin, vol. 24, No. 2, Jul. 1981, pp. 1214-1215.
IBM Technical Disclosure Bulletin, vol. 28, No. 5, Oct. 1985, "Lift-Off Stencil Created by Laser Ablation", p. 2034.
Egitto, F. D. et al., "Plasma Etching of Organic Materials, I. Polyimides in O.sub.2 -CF.sub.4 ", Journal of Vacuum Science & Technology/B3 (1985, May-Jun., No. 3, pp. 893-904.
Lukaszek, W. et al., "CMOS Test Chip Design for Process Problem Debugging and Yield Prediction Experiments", Solid State Technology, Mar. 1986, pp. 87-93.
Eichelberger Charles W.
Welles II Kenneth B.
Wojnarowski Robert J.
Chin Gary
Cosimano Edward R.
Davis Jr. James C.
General Electric Company
Ochis Robert
LandOfFree
Adaptive lithography system to provide high density interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive lithography system to provide high density interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive lithography system to provide high density interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2158546