Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2011-01-04
2011-01-04
Lee, Thomas (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
Reexamination Certificate
active
07865747
ABSTRACT:
A method and structure of reducing power consumption in a microprocessor includes at least one storage structure in which the activity of the storage structure is dynamically measured and the size of the structure is controlled based on the activity. The storage structure includes a plurality of blocks, and the size of the structure is controlled in units of block size, based on activity measured in the blocks. An exemplary embodiment is an adaptive out-of-order queue.
REFERENCES:
patent: 4758982 (1988-07-01), Price
patent: 5283882 (1994-02-01), Smith et al.
patent: 5475825 (1995-12-01), Yonezawa et al.
patent: 5499204 (1996-03-01), Barrera et al.
patent: 5542067 (1996-07-01), Chappell et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5835435 (1998-11-01), Bogin et al.
patent: 6049882 (2000-04-01), Paver
patent: 6202130 (2001-03-01), Scales et al.
patent: 6205537 (2001-03-01), Albonesi
patent: 6493790 (2002-12-01), Khieu et al.
patent: 2002/0049918 (2002-04-01), Kaxiras et al.
patent: 350055 (1990-01-01), None
Johnson, M., “Superscaler Microprocessor Design”, 1991, P T R Prentice Hall, pp. 21-22 and 41-48.
Powell, M.; Se-Hyun Yang; Falsafi, B.; Roy, K.; Vijaykumar, T.N.;“Gated-V dd: a circuit technique to reduce leakage in deep-submicron cache memories”; Low Pwr Electronics and Des., 2000. ISLPED '00. Proc of the 2000 Intl. Symp. on; pp. 90-95.
R. Canal, et al, “A Low Complexity Issue Logic” Proc. ACM Int'l Conference on Subcomputing (ICS), pp. 327-335, Santa Fe, N.M., Jun. 2000.
D.H. Albonesi, et al., “Dynamic IPS Rate Optimization”, Proc. ISCA, pp. 282-292, Jun./Jul. 1998.
D. Folegnani et al,“Reducing Power Consumption of the Issue Logic”, Proc. ISCA Workshop on Complexity Effective Design, Jun. 2000.
D. Folegnani, et al, “Energy-Effective Issue Logic”, Proc. of the 28th Int. Syposium on Computer Architecture, Goteborg, Sweden, Jun. 30-Jul. 4, 2001.
G. Cai et al., “Architectural Level Power/Performance Optimization and Dynamic Power Estimation”, Seminar Slides, Nov. 15, 1999.
D.H. Albonesi, “The Inherent Efficiency of Complexity-Adaptive Processors”, Proc. ISCA Workshop on Power-Driven Microarchitecture, Jun. 1998.
D.H. Albonesi, “Selective Cache Ways: On-Demand Cache Resource Allocation”, 32nd International Syposium on Microarchitecture, Nov. 1999.
R. Balasubramonian et al, “Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architctures”, 33rd International Symposiumon Microarchitecture, Dec. 2000.
S. Palacharla et al, “Complexity-Effective Superscalar Processors”, Proc. of the Internatioanl Synposium on Computer Architecture, 1997, pp. 206-218, Jun. 1997.
K.J. Schultz “Content-Addressable Memory Core Cells A Survey”, in Integration, the VLSI Journal, vol. 23, pp. 177-188, Elsevier Press, 1997.
Albonesi David H.
Bose Pradip
Brooks David M.
Buyuktosunoglu Alper
Cook Peter W.
Chang Eric
International Business Machines - Corporation
Lee Thomas
McGinn IP Law Group PLLC
LandOfFree
Adaptive issue queue for reduced power at high performance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive issue queue for reduced power at high performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive issue queue for reduced power at high performance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2707991