Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-08-08
2006-08-08
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S034000, C326S080000
Reexamination Certificate
active
07088127
ABSTRACT:
Disclosed is an output driver having an output port for outputting a data signal, a level shifter for driving a current to the output port in response to a current control input, an adjustable impedance controller for generating an impedance adjustment signal; an output impedance compensator for adjusting the impedance of the level shifter in accordance with the impedance adjustment signal and in accordance with a reference voltage, and a tracking circuit, including a process and temperature monitor responsive to manufacturing process and temperature variations of the output driver, a frequency monitor responsive to the frequency of an input clock signal, and a voltage supply monitor responsive to an internal power supply voltage. The process and temperature monitor, frequency monitor and voltage supply monitor are interconnected so as to generate the reference voltage.
REFERENCES:
patent: 5182467 (1993-01-01), Taylor et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5373477 (1994-12-01), Sugibayashi
patent: 5430400 (1995-07-01), Herlein et al.
patent: 5530377 (1996-06-01), Walls
patent: 5576640 (1996-11-01), Emnett et al.
patent: 5581197 (1996-12-01), Motley et al.
patent: 5783956 (1998-07-01), Ooishi
patent: 5821808 (1998-10-01), Fujima
patent: 5847578 (1998-12-01), Noakes et al.
patent: 5933051 (1999-08-01), Tsuchida et al.
patent: 5949254 (1999-09-01), Keeth
patent: 5959481 (1999-09-01), Donnelly et al.
patent: 6047346 (2000-04-01), Lau et al.
patent: 6157206 (2000-12-01), Taylor et al.
patent: 6163178 (2000-12-01), Stark et al.
patent: 6222354 (2001-04-01), Song
patent: 6307791 (2001-10-01), Otsuka et al.
patent: 6342800 (2002-01-01), Stark et al.
patent: 6577154 (2003-06-01), Fifield et al.
patent: 6618786 (2003-09-01), Sidiropoulos et al.
patent: 6657468 (2003-12-01), Best et al.
patent: 6661268 (2003-12-01), Stark et al.
patent: 0 463 316 (1992-01-01), None
patent: 0 482 392 (1992-04-01), None
patent: 58-54412 (1983-03-01), None
Chappell, Terri, I. et al., “A 2ns Cycle, 4ns Access 512 kb CMOS ECL SRAM”,IEEE International Solid State Circuits Conference,1991, pp. 50-51, No Month.
Donnelly, Kevin S. et al., “A 660 MB/s Interface Megacell Portable Circuit in 0.3 μm-0.7 μm CMOS ASIC”,IEEE Journal of Solid State Circuits,31(12):1995-2003 (1996), No Month.
Pilo, Harold et al., “A 300 MHz 3.3V 1 Mb SRAM Fabricated in a 0.5 μm CMOS Process”,IEEE International Solid State Circuits Conference,pp. 148-149 (1996), No Month.
Schumacher, Hans-Jügen et al., “CMOS Subnanosecond True-ECL Output Buffer”,IEEE Journal of Solid-State Circuits, 25(1):150-154 (1990).
Sidiropoulos, Stefanos et al., “A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers”,IEEE Journal of Solid-State Circuits, 32(5):681-690 (1997) No Month.
EIA/JDEC, JC-42.3 Committee on RAM Memories, Minutes of Meeting 63, Jul. 21, 1992, Denver, Co.
EIA/JDEC, JC-42.3 Committee on RAM Memories, Minutes of Meeting 64, Sep. 16-17, 1992, Crystal City, Va.
Yang, Tsen-Shau et al., “A 4-ns 4Kx1-bit Two-Port BiCMOS SRAM”,IEEE Journal of D-State Circuits, 23:(5):1030-1040 (1988).
Ngyuen Huy M.
Tran Chanh V.
Cho James H.
Rambus Inc.
LandOfFree
Adaptive impedance output driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive impedance output driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive impedance output driver circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3681624