Adaptive delay-locked loops and methods of generating clock...

Details Adaptive delay-locked loops and methods of generating clock... Adaptive delay-locked loops and methods of generating clock...

2007-02-21

2009-02-10

Zweizig, Jeffrey S (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

Reexamination Certificate

active

07489171

ABSTRACT:
A delay-locked loop (DLL) includes a delay line and a control circuit. The delay line delays an input clock signal based on at least one phase control signal to generate an output clock signal. The at least one phase control signal indicates whether the output clock signal leads or lags the input clock signal. The control circuit generates a division control signal by determining whether the output clock signal is locked with respect to the input clock signal, and generates the at least one phase control signal based on the division control signal. Accordingly, a locking time and bang-bang jitter may be reduced.

REFERENCES:
patent: 7365583 (2008-04-01), Shin
patent: 7388805 (2008-06-01), Lee et al.
patent: 2001-237680 (2001-08-01), None
patent: 2005-020083 (2005-01-01), None
patent: 1020040046323 (2004-06-01), None
patent: 1020040056909 (2004-07-01), None
patent: 1020040021479 (2004-10-01), None
Korean Office Action (dated Mar. 28, 2007) for counterpart Korean Patent Application 2006-16499.

Affiliated with

Also associated with

Rating

Adaptive delay-locked loops and methods of generating clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive delay-locked loops and methods of generating clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive delay-locked loops and methods of generating clock... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4057754