Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2005-07-12
2005-07-12
Bocure, Tesfaldet (Department: 2631)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C370S519000, C713S503000
Reexamination Certificate
active
06917660
ABSTRACT:
A signal delay circuit that compensates for other delays introduced within the signal delay circuit itself. A delay-locked loop may produce multiple delayed clock signals, each having a defined phase difference with respect to, and representing a different delay from, a reference clock. A synchronization circuit may determine a first selection value that selects a first delayed clock whose delay compensates for the propagation delays created in a selection circuit. A selection circuit may add a specified offset value to the first selection value to produce a second selection value, and use the second selection value to select a second delayed clock whose delay approximates the sum of the internal delay of the selection circuit and the delay specified by the offset value.
REFERENCES:
patent: 4841551 (1989-06-01), Avaneas
patent: 5220581 (1993-06-01), Ferraiolo et al.
patent: 5245637 (1993-09-01), Gersbach et al.
patent: 5488641 (1996-01-01), Ozkan
patent: 5854797 (1998-12-01), Schwartz et al.
patent: 6064244 (2000-05-01), Wakayama et al.
patent: 6066969 (2000-05-01), Kawasaki et al.
patent: 6182236 (2001-01-01), Culley et al.
patent: 6650661 (2003-11-01), Buchanan et al.
Guang-Kaai Dehng, June-Ming Hsu, Ching-Yuan Yang, Shen-Iuan Liu, “Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop”, Aug. 2000, IEEE Journal Of Solid-State Circuits, vol. 8, No. 8.
Bocure Tesfaldet
Tran Khanh
Travis John F.
LandOfFree
Adaptive de-skew clock generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive de-skew clock generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive de-skew clock generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3395535