Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-10-11
2009-12-29
Bragdon, Reginald G (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S003000
Reexamination Certificate
active
07640397
ABSTRACT:
A memory has multiple memory rows32storing respective stored values. The stored values are divided into portions which may be shared by all stored values within the memory rows concerned. When such portions are so shared, then the comparison between an input value and the plurality of stored values can be performed using a base value stored within a base value register30rather than by reading the relevant portions of the memory rows. Thus, those relevant portions of the memory rows can be disabled and power saved.
REFERENCES:
patent: 4996641 (1991-02-01), Talgam et al.
patent: 5471605 (1995-11-01), Ruby
patent: 5845325 (1998-12-01), Loo et al.
patent: 6606684 (2003-08-01), Ramagopal et al.
M. Loghi et al, “Tag Overflow Buffering: An Energy-Efficient Cache Architecture” Proceedings of the Dsign, Automation and Test in Europe Conference and Exhibition (Date '05), 2005, Feb. 2005.
P. Petrov et al, “Data Cache Minimizations Through Programmable Tag Size Matching to the Applications” ISSS'01, Oct. 2001, pp. 113-117.
Croxford Daren
Milner Timothy Fawcett
ARM Limited
Bragdon Reginald G
Mackall Larry T
Nixon & Vanderhye P.C.
LandOfFree
Adaptive comparison control in a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive comparison control in a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive comparison control in a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4148436