Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-09-07
2010-10-19
Thai, Tuan V (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
Reexamination Certificate
active
07818493
ABSTRACT:
In a nonvolatile memory array, selected blocks are maintained as open blocks that are available to store additional data without being erased first. Nonsequential open blocks are selected from two lists, one list based on recency of the last write operation, and the other list based on frequency of writes to the block. Sequential open blocks are divided into blocks expected to remain sequential and blocks that are not expected to remain sequential.
REFERENCES:
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5663901 (1997-09-01), Wallace et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5890192 (1999-03-01), Lee et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6512263 (2003-01-01), Yuan et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6771536 (2004-08-01), Li et al.
patent: 6983428 (2006-01-01), Cernea
patent: 7023736 (2006-04-01), Cernea et al.
patent: 7139864 (2006-11-01), Bennett et al.
patent: 7433993 (2008-10-01), Sinclair
patent: 7490283 (2009-02-01), Gorobets et al.
patent: 7509471 (2009-03-01), Gorobets
patent: 2003/0065899 (2003-04-01), Gorobets
patent: 2005/0141312 (2005-06-01), Sinclair et al.
patent: 2005/0141313 (2005-06-01), Gorobets et al.
patent: 2005/0144357 (2005-06-01), Sinclair
patent: 2005/0144365 (2005-06-01), Gorobets et al.
patent: 2005/0144516 (2005-06-01), Gonzalez et al.
patent: 2005/0166087 (2005-07-01), Gorobets
patent: 2005/0172074 (2005-08-01), Sinclair
patent: 2005/0257120 (2005-11-01), Gorobets et al.
patent: 2006/0136655 (2006-06-01), Gorobets et al.
patent: 2007/0101095 (2007-05-01), Gorobets
patent: 2008/0071970 (2008-03-01), Lin
Nimrod Megiddo et al., “Outperforming LRU with an Adaptive Replacement Cache Algorithm,” IEEE, Apr. 2004, pp. 4-11.
Nimrod Megiddo et al., “ARC: A Self-Tuning, Low Overhead Replacement Cache,” Mar. 31, 2003, 16 pages.
Nimrod Megiddo et al., “Adaptive Replacement Cache,” IBM Almaden Research Center, Apr. 3, 2003, 62 pages.
U.S. Appl. No. 11/532,467, filed Sep. 15, 2006, Lin.
Nimrod Megiddo et al., “One Up on LRU,” ;login: The Magazine of Usenix and Sage, Aug. 2003, vol. 28, No. 4, pp. 7-11.
Park KyeYoon
So Bum Suck
Traister Shai
Doan Duc T
SanDisk Corporation
Thai Tuan V
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Adaptive block list management does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive block list management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive block list management will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4150261