Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2007-10-17
2009-06-30
Choe, Henry K (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S257000
Reexamination Certificate
active
07554405
ABSTRACT:
An adaptive biasing input stage includes pairs of differentially coupled amplifying and sensing field effect transistors having gates with differential inputs applied thereon. In addition, a static current source is coupled to sources of the amplifying and sensing field effect transistors at a predetermined node. Also, current mirrors are coupled to the sensing field effect transistors for forming loop mechanisms for increasing the current through the predetermined node when the differential inputs have a non-zero difference.
REFERENCES:
patent: 6300834 (2001-10-01), Lin
patent: 6642789 (2003-11-01), Ivanov et al.
patent: 6919766 (2005-07-01), Suzuki
patent: 7330074 (2008-02-01), Kang et al.
patent: 2004/0124921 (2004-07-01), Burt
patent: 2005/0035822 (2005-02-01), Ruck
patent: 2005/0206451 (2005-09-01), Ricotti
patent: 2006/0012429 (2006-01-01), Kim
Korean Patent Application No. 1020020050863 to Kwon, having Publication date of Mar. 4, 2004 (w/ Engish Abstract page).
Korean Patent Application No. 1020040072174 to Kim, having Publication date of Mar. 14, 2006 (w/ Engish Abstract page).
Korean Patent Application No. 1020060003023 to Makoto, having Publication date of Feb. 6, 2006 (w/ Engish Abstract page).
Japanese Patent Application No. 2000-230498 to Hisao, having Publication date of Feb. 8, 2002 (w/ Engish Abstract page).
Japanese Patent Application No. 2000-261989 to Yasuyuki et al., having Publication date of Jun. 8, 2001 (w/ Engish Abstract page).
“Adaptive Biasing CMOS Amplifier” to DeGrauwe et al., IEEE Journal of Solid-State Circuits, vol. SC-17, No. 3, Jun. 1982.
“A Very-High-Slew-Rate CMOS Operational Amplifier” to Klinke et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989.
“Class AB CMOS Amplifiers with High Efficiency” to Callewaert et al., IEEE Journal of Solid-State Circuits, vol. 25, No. 3, Jun. 1990.
“An Integrated Low-Voltage Class AB CMOS OTA” to Harjani et al., IEEE Journal of Solid-State Circuits, vol. 34, No. 2, Feb. 1999.
“Low-Voltage Super Class AB CMOS OTA Cells with Very High Slew Rate and Power Efficiency” to Lopez-Martin et al., IEEE Journal of Solid-State Circuits, vol. 40, No. 5, May 2005.
Choe Henry K
Choi Monica H.
Samsung Electronics Co,. Ltd.
LandOfFree
Adaptive biasing input stage and amplifiers including the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive biasing input stage and amplifiers including the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive biasing input stage and amplifiers including the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4137252