Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-14
2006-02-14
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07000210
ABSTRACT:
A technique for mapping a plurality of configurable logic blocks in a programmable logic device, such as a field-programmable gate array (FPGA). The method includes adaptively adjusting one or more customer-specified constraints and can be implemented, for example, using a simulated annealing algorithm. During the refinement of the placement (i.e., assignment) of logic blocks in an FPGA, one or more constraints are adjusted by either selecting a customer-specified constraint value or specifying a new constraint value derived based on the actual circuit performance. The method provides substantial savings of computer time compared to the prior art placement methods and improves circuit performance, e.g., by enabling higher circuit operation frequencies.
REFERENCES:
patent: RE34363 (1993-08-01), Freeman
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5790882 (1998-08-01), Silver et al.
patent: 6018624 (2000-01-01), Baxter
patent: 6086629 (2000-07-01), McGettigan et al.
patent: 6363519 (2002-03-01), Levi et al.
patent: 6480023 (2002-11-01), Kaviani
patent: 6484298 (2002-11-01), Nag et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6510546 (2003-01-01), Blodget
patent: 6515509 (2003-02-01), Baxter
patent: 6629308 (2003-09-01), Baxter
patent: 6757879 (2004-06-01), Kong et al.
patent: 6763506 (2004-07-01), Betz et al.
patent: 2001/0047509 (2001-11-01), Mason et al.
patent: 2004/0088671 (2004-05-01), Wu et al.
“Timing-driven Placement Based on Partitioning with Dynamic Cut-net Control,” by Shih-Lian Ou and Massoud Pedram, Department of EE-Systems, University of Southern California, Los Angeles, CA 90089, 2000.
Shen Yinan
Wu Qinghong
Lattice Semiconductor Corporation
Siek Vuthe
Tat Binh
LandOfFree
Adaptive adjustment of constraints during PLD placement... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive adjustment of constraints during PLD placement..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive adjustment of constraints during PLD placement... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3682607