Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-08-14
2003-12-16
Myers, Paul R. (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S104000
Reexamination Certificate
active
06665766
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to the configuration of programmable logic devices, and more particularly to interfaces for configuring programmable logic devices.
BACKGROUND
In the past, configuring a programmable logic device (PLD) such as a field programmable gate array (FPGA) was relatively simple. The configuration data in the form of a configuration bitstream was stored in a some form of serial, non-volatile memory. The bitstream was then loaded into the FPGA with minimal hardware and software support. This approach continues to the present. However, the vast increase in the number of gates and the increased functionality of PLDs has made the simple configuration method very time consuming.
New configuration interfaces, for example, the SelectMap interface for the Xilinx Virtex™ FPGA, are made to exploit new configuration capabilities of FPGAs and to reduce the time required to configure a device with a configuration bitstream. For example, the SelectMap interface supports partial reconfiguration, readback, partial readback and control functions such as reset. The SelectMap interface includes an eight-bit parallel port that significantly increases the configuration bandwidth over prior PLDs. Further details on the configuration of Xilinx FPGAs can be found on pages 3-14 to 3-23 of The Programmable Logic Databook 1999, which is available from Xilinx, Inc., and which pages are incorporated herein by reference.
Despite the new features and reduced configuration times, designers are often reluctant to use a new interface in view of the time required to learn the new interface and tight development schedules. For example, the SelectMap configuration/readback features require more complex hardware interfaces and additional software to make use of the features, compared to previous configuration interfaces. Thus, designers sometimes continue to use the old interface in order to save development time.
An interface arrangement and method that address the aforementioned problems, as well as other related problems, are therefore desirable.
SUMMARY OF THE INVENTION
An adaptable configuration interface for a programmable logic device (PLD) is provided in various embodiments of the invention. A PLD includes a plurality of configuration pins and circuitry implementing read and write protocols for reading data from and writing configuration data to the PLD. An interface register that is external to the PLD is connected to the configuration pins of the PLD, and a processor is coupled to the register. The flip-flops of the register correspond to the configuration pins of the PLD, whereby programs executing on the processor can interact with the PLD during the configuration and readback of data. A first set of routines, each executable on the processor, are configured to read and write values from and to the register. A second set of routines, each executable on the processor, provide an application programming interface for configuration and reading back data from the PLD via the first set of routines. The layered structure of the software components of the interface arrangement supports incrementally adapting the PLD interface arrangement from more software control to a combination of less software and more hardware control. Thus, as a design nears completion, the configuration performance can be enhanced by implementing more of the interface arrangement in hardware. It will be appreciated that various other embodiments are set forth in the Detailed Description and Claims, which follow.
REFERENCES:
patent: 5105388 (1992-04-01), Itano et al.
patent: 5600597 (1997-02-01), Kean et al.
patent: 5652904 (1997-07-01), Trimberger
patent: 5737235 (1998-04-01), Kean et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5944813 (1999-08-01), Trimberger
patent: 5970005 (1999-10-01), Yin et al.
patent: 5994892 (1999-11-01), Turino et al.
patent: 6026481 (2000-02-01), New et al.
patent: 6077315 (2000-06-01), Greenbaum et al.
patent: 6102963 (2000-08-01), Agrawal
patent: 6130842 (2000-10-01), Lacey et al.
patent: 6198304 (2001-03-01), Sasaki
patent: 6216191 (2001-04-01), Britton et al.
patent: 6356109 (2002-03-01), Furuta et al.
patent: 6363517 (2002-03-01), Levi et al.
patent: 6460131 (2002-10-01), Trimberger
patent: 6510546 (2003-01-01), Blodget
Xilinx, Inc., “The Programmable Logic Data Book,” 1999, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, pp. 3-14 through 3-23.
Guccione Steven A.
Sundararajan Prasanna
Maunu LeRoy D.
Myers Paul R.
Xilinx , Inc.
LandOfFree
Adaptable configuration interface for a programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptable configuration interface for a programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptable configuration interface for a programmable logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3172522