Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-12-29
2010-10-12
Lin, Sun J (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07814450
ABSTRACT:
Systems and methods for transmitting a signal having a desired phase at the device are disclosed. The systems and methods further include determining a signal path length to a device over a transmission line and adding a delay to a signal to be transmitted over the transmission line. The determination is made in response to determining the path length to the device.
REFERENCES:
patent: 3208066 (1965-09-01), Cordry
patent: 4328496 (1982-05-01), White
patent: 4675628 (1987-06-01), Rosen
patent: 5198758 (1993-03-01), Iknaian et al.
patent: 5355037 (1994-10-01), Andresen et al.
patent: 5552733 (1996-09-01), Lesmeister
patent: 5764187 (1998-06-01), Rudish et al.
patent: 5943010 (1999-08-01), Rudish et al.
patent: 6087868 (2000-07-01), Millar
patent: 6281725 (2001-08-01), Hanzawa et al.
patent: 7154259 (2006-12-01), Miller
patent: 7729429 (2010-06-01), Sutardja
patent: 2002/0169994 (2002-11-01), Yang
patent: 2003/0081709 (2003-05-01), Ngo et al.
Atrash Amer Hani
Sperlich Roland
Brady III Wade J.
Lin Sun J
Patti John J.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Active skew control of a digital phase-lock loop using delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Active skew control of a digital phase-lock loop using delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active skew control of a digital phase-lock loop using delay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4167580