Electronic digital logic circuitry – Accelerating switching – Bipolar transistor
Patent
1995-11-13
1998-04-07
Westin, Edward P.
Electronic digital logic circuitry
Accelerating switching
Bipolar transistor
326126, H03K 19013
Patent
active
057368660
ABSTRACT:
Fast fall time for ECL logic waveforms are produced by use of a circuit, which very quickly transfers charge from the ECL output load capacitance into a temporary holding capacitor. The charge transferred onto the temporary holding capacitor may then be removed at a leisurely pace. The circuit includes a pulldown transistor, and a control circuit that selectively turns the pulldown transistor on, if the ECL output will be low, or off, if the ECL output will be high. The control circuit includes an emitter-follower transistor which follows the differential ECL collector node that changes voltage inversely to the desired final ECL output. A diode is connected to the emitter-follower transistor's emitter so that the diode output is two diode drops below the ECL collector node inverse in polarity to the output. The diode drives the base of the pulldown transistor, so that the base of the pulldown transistor remains static until the inputs to the circuit change.
REFERENCES:
patent: 3978347 (1976-08-01), Hollstein et al.
patent: 4347446 (1982-08-01), Price
patent: 4577125 (1986-03-01), Allen
patent: 4680480 (1987-07-01), Hopta
patent: 4926065 (1990-05-01), Coy et al.
patent: 5059827 (1991-10-01), Phan
patent: 5073728 (1991-12-01), Ovens
patent: 5111074 (1992-05-01), Gravrok et al.
patent: 5118973 (1992-06-01), Sakai et al.
patent: 5122683 (1992-06-01), Sugoh
patent: 5177379 (1993-01-01), Matsumoto
patent: 5210446 (1993-05-01), Niuya et al.
patent: 5216296 (1993-06-01), Tsunoi et al.
patent: 5237216 (1993-08-01), Hayano et al.
patent: 5381057 (1995-01-01), Kuroda et al.
patent: 5384498 (1995-01-01), Wong
Kuroda, et al., "Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting drive capacity", Symp. VLSI Circuits Dig. Tech. Papers, May 1993, pp. 29-30.
C.T. Chuang et al. "High-Speed low power ECL Circuit with ac-coupled self-biased dynamic current source and active-pull-down emitter-follower stage", IEEE J. Solid-State Circuits, vol. 27, No. 8, pp. 1207-1210, Aug. 1992.
D'Agostino, Michael; "Reactive Emitter-Follower Logic Gate"; RCA Technical Notes No. 791; Sep., 1968.
Driscoll Benjamin D.
Kabushiki Kaisha Toshiba
Westin Edward P.
Yin Ronald L.
LandOfFree
Active pull-down circuit for ECL using a capacitive coupled circ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Active pull-down circuit for ECL using a capacitive coupled circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active pull-down circuit for ECL using a capacitive coupled circ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-16224