Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-03-02
2010-06-01
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C257S059000, C349S039000, C349S041000, C349S042000, C349S043000, C349S046000
Reexamination Certificate
active
07727822
ABSTRACT:
A layer stack including an operating semiconductor layer and a low resistance semiconductor layer is patterned by using a first mask pattern so as to have an insular shape and then a circumferential sidewall of the layer stack whose top surface is covered by the first mask pattern is oxidized under a condition that at least ends of the first mask pattern which ends contacts the low resistance semiconductor layer are not positioned behind ends of the layer stack which ends contacts the first mask pattern, thereby forming a sidewall oxidized film only on the circumferential sidewall of the layer stack. After the first mask pattern is removed, an electrode/wiring layer is formed on the layer stack by using a second mask pattern, the electrode/wiring layer being electrically connected with the low resistance semiconductor layer and having the same shape as the low resistance semiconductor layer at a region where the insular operating semiconductor layer is formed.
REFERENCES:
patent: 5327001 (1994-07-01), Wakai et al.
patent: 5757028 (1998-05-01), Sasaki et al.
patent: 5930607 (1999-07-01), Satou
patent: 5978058 (1999-11-01), Sung
patent: 6087730 (2000-07-01), McGarvey et al.
patent: 6323051 (2001-11-01), Shimada
patent: 6335290 (2002-01-01), Ishida
patent: 6410411 (2002-06-01), McGarvey et al.
patent: 6451632 (2002-09-01), Sung
patent: 6534789 (2003-03-01), Ishida
patent: RE38292 (2003-10-01), Satou
patent: 6709901 (2004-03-01), Yamazaki et al.
patent: 6900464 (2005-05-01), Doi et al.
patent: 6956626 (2005-10-01), Tseng
patent: 2001/0019127 (2001-09-01), Ishida
patent: 2001/0041392 (2001-11-01), Suzawa et al.
patent: 2003/0032267 (2003-02-01), Hamatani et al.
patent: 2003/0124778 (2003-07-01), Doi et al.
patent: 2003/0207506 (2003-11-01), Satou
patent: 2004/0089878 (2004-05-01), Takehashi et al.
patent: 2005/0012151 (2005-01-01), Yamaguchi et al.
patent: 2005/0082541 (2005-04-01), Satou
patent: 2005/0084999 (2005-04-01), Satou
patent: 2005/0104071 (2005-05-01), Satou
patent: 2005/0161673 (2005-07-01), Doi et al.
patent: 2005/0233509 (2005-10-01), Satou
patent: 2006/0003596 (2006-01-01), Fucsko et al.
patent: 01-259565 (1989-10-01), None
patent: 02-043739 (1990-02-01), None
patent: 06-314698 (1994-11-01), None
patent: 08-107212 (1996-04-01), None
patent: 10-256155 (1998-09-01), None
patent: 2000-501569 (2000-02-01), None
patent: 2000-332254 (2000-11-01), None
patent: 2003-045801 (2003-02-01), None
patent: 2003-188183 (2003-07-01), None
patent: 2004-165688 (2004-06-01), None
patent: 2005-039026 (2005-02-01), None
patent: 97/13177 (1997-04-01), None
patent: WO 98/12754 (1998-03-01), None
Statement of relevance for Japanese Unexamined Patent Publication No. 2000-332254, published Nov. 30, 2000.
Fox Brandon
Keating & Bennett LLP
Sharp Kabushiki Kaisha
Vu David
LandOfFree
Active matrix substrate and liquid crystal display device,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Active matrix substrate and liquid crystal display device,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active matrix substrate and liquid crystal display device,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4234725