Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-04-18
2006-04-18
Chase, Shelly (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07032165
ABSTRACT:
A device for implementing a function of add-compare-select type in an error correction code decoder, having first and second adders for adding, respectively for first and second branches, branch metric values, intermediate value of former state metrics, and values of former state metric offset, thus forming first and second values of present state metrics; a comparator, coupled to the first and second adders, for selecting the highest value from among the first and second values; circuitry for determining a digital value of present state metric offset including a single bit, based on the first and second values.
REFERENCES:
patent: 5815515 (1998-09-01), Dabiri
patent: 6301314 (2001-10-01), Murayama
patent: 6445755 (2002-09-01), Chung et al.
patent: 2001/0007142 (2001-07-01), Hocevar et al.
patent: 2001/0021233 (2001-09-01), Jin
patent: 2001/0034870 (2001-10-01), Kravtchenko et al.
patent: 2003/0028846 (2003-02-01), Garrett
patent: 2003/0039323 (2003-02-01), Choi
Boutillon et al. , VLSI Architectures for the MAP Algorithm, Feb. 2003, IEEE Trans. on Comm. vol. 51, No. 2, p. 175-185.
Urard Pascal
Valentin Thierry
Chase Shelly
Jorgenson Lisa K.
Morris James H.
STMicroelectronics S.A.
Wolf Greenfield & Sacks P.C.
LandOfFree
ACS unit in a decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ACS unit in a decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ACS unit in a decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3578546