Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2003-05-09
2010-06-22
Huisman, David J (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
Reexamination Certificate
active
07743238
ABSTRACT:
The present invention relates to a data processing apparatus and method for accessing items of architectural state. The data processing apparatus comprises a plurality of registers operable to store items of architectural state, and a plurality of functional units, each functional unit being operable to perform a processing operation with reference to one or more of those items of architectural state. At least one of the functional units has a register cache associated therewith having one or more cache entries, each cache entry being operable to store a copy of one of the items of architectural state, and a register identifier identifying the register containing that item of architectural state. Control logic is operable to determine a subset of the items of architectural state to be copied in the register cache in dependence on the processing operation of the functional unit with which the register cache is associated. This assists in alleviating demands on access ports associated with the registers.
REFERENCES:
patent: 5099419 (1992-03-01), Nomura
patent: 5117493 (1992-05-01), Jensen
patent: 5557769 (1996-09-01), Bailey et al.
patent: 5600848 (1997-02-01), Sproull et al.
patent: 5694568 (1997-12-01), Harrison et al.
patent: 5956747 (1999-09-01), Wilhelm et al.
patent: 6279106 (2001-08-01), Roberts
patent: 6622153 (2003-09-01), Lee et al.
patent: 6934830 (2005-08-01), Kadambi et al.
Yung, Robert and Neil C. Wilhelm. “Caching Processor General Registers.” IEEE: 1995.
Hennessy, John L. and David A. Patterson. “Computer Architecture: A Quantitative Approach.” Second Edition. Morgan Kaufmann: 1996. p. 392.
Zalamea et al., “Two-Level Hierarchical Register File Organization for VLIW Processors”, 2000, pp. 1-10.
Cruz et al., “Multiple-Banked Register File Architectures”, Jun. 12-14, 2000, 10 pages.
Bray et al., “A Two-Level Windowed Register File”, Dec. 1991, 23 pages.
Hennessy and Patterson, “Computer Architecture—A Quantitative Approach, 2ndEdition”, 1996, pp. 75, 100.
ARM Limited
Huisman David J
Nixon & Vanderhye P.C.
LandOfFree
Accessing items of architectural state from a register cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Accessing items of architectural state from a register cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accessing items of architectural state from a register cache... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4173654