Access hints for input/output address translation mechanisms

Details Access hints for input/output address translation mechanisms Access hints for input/output address translation mechanisms

1994-03-24

1996-07-09

Lane, Jack A.

395416, 395823, 395846, G06F 1210, G06F 1300

Patent

active

055353525

ABSTRACT:
A computing system includes a main memory and an input/output adapter. The input/output adapter accesses a translation map. The translation map maps input/output page numbers to memory address page numbers. Entries to the translation map are generated so that each entry includes an address of a data page in the main memory and transaction configuration information. The transaction configuration information is utilized by the input/output adapter during data transactions to and from the data page.

REFERENCES:
patent: 4155119 (1979-05-01), DeWard et al.
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4525778 (1985-06-01), Cane
patent: 4574346 (1986-03-01), Hartung
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4928239 (1990-05-01), Baum et al.
patent: 5263140 (1993-11-01), Riordan
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5301302 (1994-04-01), Blackard et al.
patent: 5347636 (1994-09-01), Ooi et al.
patent: 5426750 (1995-06-01), Becker et al.

Affiliated with

Also associated with

Rating

Access hints for input/output address translation mechanisms does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Access hints for input/output address translation mechanisms, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Access hints for input/output address translation mechanisms will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1875825