Accelerated deserialized boot implementation for a...

Details Accelerated deserialized boot implementation for a... Accelerated deserialized boot implementation for a...

2007-05-07

2010-11-16

Suryawanshi, Suresh K (Department: 2115)

Electrical computers and digital processing systems: support

Digital data processing system initialization or configuration

Loading initialization program

C713S001000, C709S201000

Reexamination Certificate

active

07836293

ABSTRACT:
An accelerated boot process for a multiprocessor system and system components for use with the process are disclosed. Each processor caches at least one compressed system image in local nonvolatile memory. The processors boot concurrently, each using a local image. After a master processor is booted, the other processors verify with the master that each has booted a correct image version. Various redundancy and fallback features are described, which guarantee that all cards can boot and operate even if the preferred local system image contains a defect.

REFERENCES:
patent: 5450576 (1995-09-01), Kennedy
patent: 5867702 (1999-02-01), Lee
patent: 6058475 (2000-05-01), McDonald et al.
patent: 6336185 (2002-01-01), Sargenti et al.
patent: 6584560 (2003-06-01), Kroun et al.
patent: 6842857 (2005-01-01), Lee et al.
patent: 7007161 (2006-02-01), Bradley
patent: 7010678 (2006-03-01), O'Shea et al.
patent: 2006/0288202 (2006-12-01), Doran et al.
patent: 2008/0184038 (2008-07-01), Fitton

Affiliated with

Also associated with

Rating

Accelerated deserialized boot implementation for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accelerated deserialized boot implementation for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accelerated deserialized boot implementation for a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4155934