Accelerated booth multiplier using interleaved operand loading

Details Accelerated booth multiplier using interleaved operand loading Accelerated booth multiplier using interleaved operand loading

1995-08-31

1998-03-03

Gordon, Paul P.

Boots, shoes, and leggings

G06F 752

Patent

active

057242801

ABSTRACT:
A multiplier which uses Booth recoding to multiply large word length operands. A first operand is fully loaded into a shift register. The loading of the second operand is then begun, with the recoding operation beginning after the loading of the minimum number of bits of the second operand required for the first stage of the recoding. The loading of the second operand continues while the previously loaded portions of the operand are recoded and the partial products based on those recoded portions are generated and accumulated.

REFERENCES:
patent: 4646257 (1987-02-01), Essig et al.
patent: 4796219 (1989-01-01), Williams
patent: 5220525 (1993-06-01), Anderson et al.
patent: 5446909 (1995-08-01), Intrater et al.
Koren, Israel, "High-Speed Multiplication", Computer Arithmetic Algorithms, Chapter 6, pp. 99-106, Prentice Hall, Inc., 1993.
Short, Kenneth L., Microprocessors, Microprocessors and Programmed Logic, Second Edition, pp. 241-243, Prentice-Hall, Inc., 1987.
Taylor, Fred J., Digital Filter Design Handbook, pp. 578-581, Marcel Dekker, Inc., 1983.
Rabiner, Lawrence R. & Gold, Bernard, Theory and Application of Digital Signal Processing, pp. 514-524, Prentice-Hall, Inc., 1975.
Ohkubo, Norio et al., "A 4.4 ns CMOS 54.times.54-b Multiplier Using Pass-Transistor Multiplexer ", IEEE Journal of Solid-State Circuits, vol. 30, No. 3, pp. 251-257, Mar. 1995.
Omondi, Amos R., Computer Arithmetic Systems; Algorithms, Architecture and Implementations, pp. 152 & 154, Prentice-Hall, 1994.
Patterson, David A., "Computer Arithmetic", Computer Architecture A Quantitative Approach, pp. A-1 thru A-10 & A-39 thru A-44, Morgan Kaufmann Publishers, Inc., 1990.

Affiliated with

Also associated with

Rating

Accelerated booth multiplier using interleaved operand loading does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accelerated booth multiplier using interleaved operand loading, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accelerated booth multiplier using interleaved operand loading will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2255145