Abort of DRAM read ahead when PCI read multiple has ended

Details Abort of DRAM read ahead when PCI read multiple has ended Abort of DRAM read ahead when PCI read multiple has ended

1998-12-01

2001-11-06

Lee, Thomas (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output command process

C710S015000, C711S137000, C711S213000

Reexamination Certificate

active

06314472

ABSTRACT:

BACKGROUND OF THE INVENTION
I. Field of the Invention
The present invention relates to computer systems. More particularly, the present invention relates to host bridges in computer systems.
II. Background Information
A typical computer system includes a host processor coupled to a host bridge. The host bridge interfaces the processor to, essentially, the rest of the computer system. The host bridge may be coupled to an input/output (I/O) bus such as a Peripheral Component Interconnect (PCI) bus. The host bridge may include a memory controller that is coupled to a system memory that may be a Dynamic Random Access Memory (DRAM). A PCI master device may be coupled to the PCI bus. The PCI master device may perform a read of a continuous stream of data using PCI read multiple semantics.
To sustain a PCI master read of a continuous stream (PCI read multiple semantics) to DRAM with minimal latency, the host bridge speculatively performs prefetching (or read ahead) of next sequentially addressed lines of data residing in the DRAM. The prefetched data from the DRAM is stored in a read data return holding buffer of the host bridge and is ready to be transferred to the PCI master at zero wait states. When the PCI master eventually disengages, the unused data, already prefetched to the holding buffer is to be discarded by the host bridge. In addition, for those prefetched lines of data that are still en-route to the holding buffer, the host bridge waits for data to return from the DRAM, and then proceeds to discard that data. This procedure, however, involves waiting for the unwanted data to be fetched and to return to the holding buffer, and then discarding that data. Accordingly, system memory bandwidth is wasted by the host bridge's unnecessary request of data from DRAM.
It is desirable to provide a mechanism that reduces unnecessary access to memory to avoid wasting precious memory bandwidth.
SUMMARY OF THE INVENTION
The present invention provides a computer system. The computer system includes a host processor (HP), a system memory (SM), and an input/output (I/O) master device to perform a read of a continuous stream of data to the SM. The computer system also includes a bridge coupled to the HP, SM, and I/O master device. The bridge reads ahead to the SM when the I/O master device reads a continuous stream of data from the SM. The bridge aborts read ahead accesses to the SM, prior to an access commit point to the SM, responsive to disengagement of the I/O master device.


REFERENCES:
patent: 5325508 (1994-06-01), Parks et al.
patent: 5423014 (1995-06-01), Hinton et al.
patent: 5553265 (1996-09-01), Abato et al.
patent: 5627993 (1997-05-01), Abato et al.
patent: 5634112 (1997-05-01), Thome et al.
patent: 5664117 (1997-09-01), Shah et al.
patent: 5689653 (1997-11-01), Karp et al.
patent: 5758106 (1998-05-01), Fenwick et al.
patent: 5813038 (1998-09-01), Thome et al.
patent: 5960459 (1999-09-01), Thome et al.
patent: 5983324 (1999-11-01), Ukai et al.
patent: 6012106 (2000-01-01), Schumann et al.
patent: 6035383 (2000-03-01), Seal
patent: 6052772 (2000-04-01), Kark et al.
patent: 6092186 (2000-07-01), Betker et al.
patent: 6098115 (2000-08-01), Eberhard et al.
patent: 6119203 (2000-09-01), Snyder et al.
patent: 6170030 (2001-01-01), Bell

Affiliated with

Also associated with

Rating

Abort of DRAM read ahead when PCI read multiple has ended does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Abort of DRAM read ahead when PCI read multiple has ended, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Abort of DRAM read ahead when PCI read multiple has ended will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2616353