A high speed, non-inverting circuit for providing an interface b

Details A high speed, non-inverting circuit for providing an interface b A high speed, non-inverting circuit for providing an interface b

1983-02-16

1985-08-20

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307458, 307544, 307559, 330257, 323316, H03K 19092, H03K 19084, H03K 19013

Patent

active

045366640

ABSTRACT:
A high speed, noninverting circuit for providing an interface between transistor-transistor logic gates and Schottky transistor logic gates. In one embodiment the output of a TTL circuit is coupled through a Schottky diode to an emitter-follower whose input is Schottky clamped. The output of the emitter-follower is coupled to a constant current sink and to the cathode of a low barrier Schottky diode, the anode of which forms the STL-compatible output of the interface circuit. The present circuit thus performs a noninverting level translation with minimum propagation delay.

REFERENCES:
patent: 3439186 (1969-04-01), Seelbach
patent: 3491251 (1970-01-01), Witsell
patent: 3553486 (1971-01-01), Dow
patent: 3979611 (1976-09-01), Payne et al.
patent: 4129790 (1978-12-01), Gani et al.
patent: 4405870 (1983-09-01), Eden
patent: 4458162 (1984-07-01), Solomon et al.

Affiliated with

Also associated with

Rating

A high speed, non-inverting circuit for providing an interface b does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with A high speed, non-inverting circuit for providing an interface b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A high speed, non-inverting circuit for providing an interface b will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-562809