Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2006-03-15
2008-03-25
Ho, Hoai V. (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S069000, C365S149000, C365S206000
Reexamination Certificate
active
07349232
ABSTRACT:
The present invention is generally directed to a DRAM cell design with folded digitline sense amplifier. In one illustrative embodiment, a memory array having a plurality of memory cells having an effective size of 6F2is disclosed which has a plurality of dual bit active areas, each of the active areas having a substantially longitudinal axis, and a plurality of digitlines on a 3F-pitch arranged in a folded digitline architecture, wherein the active areas are positioned such that the longitudinal axis of the active areas is oriented at an angle with respect to a centerline of the digitlines.
REFERENCES:
patent: 6243311 (2001-06-01), Keeth
patent: 6671217 (2003-12-01), Takemura et al.
patent: 6809364 (2004-10-01), Matsuoka et al.
patent: 6861691 (2005-03-01), Tran
patent: 2007/0049015 (2007-03-01), Nejad et al.
Eppich Anton P.
Wang Fei
Ho Hoai V.
Williams Morgan & Amerson
LandOfFree
6F 2 DRAM cell design with 3F-pitch folded digitline sense... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 6F 2 DRAM cell design with 3F-pitch folded digitline sense..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 6F 2 DRAM cell design with 3F-pitch folded digitline sense... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3979410