Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-10-17
2009-02-03
Abraham, Esaw T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S786000
Reexamination Certificate
active
07487426
ABSTRACT:
A system and method for transmitting digital data over a transmission medium includes receiving digital values representing a plurality of N-bit characters to be output over the transmission medium, each N-bit character being either a data character or a control character. A determination is made as to which of the plurality of N-bit characters are control characters. The digital values represented by the plurality of N-bit characters are encoded to provide an encoded codeword, the encoded codeword being {Mx(N−1)+P} bits having M fields of N−1 bits, each of the M fields corresponding to one of the N-bit characters being encoded. The encoding further includes: designating, for each data character, the respective field of the M fields as a data field, designating, for each control character, the respective field of the M fields as a control field, and ordering the M fields to position any control fields at predetermined positions with respect to each other in the encoded codeword and to position any data fields at other remaining positions within the encoded codeword. The encoded codeword is then transmitted over the transmission medium. A system and method that receives such an encoded codeword over a transmission medium is also contemplated.
REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 6650638 (2003-11-01), Walker et al.
patent: 6718491 (2004-04-01), Walker et al.
patent: 7076724 (2006-07-01), Cole et al.
patent: 7257759 (2007-08-01), Raahemi
patent: 7296211 (2007-11-01), Cole et al.
patent: 2003/0152154 (2003-08-01), Johnson
patent: 2003/0185251 (2003-10-01), Ichino et al.
patent: 2004/0109509 (2004-06-01), Stonecypher et al.
patent: 2004/0228364 (2004-11-01), Walker et al.
R. Walker et al., “64B/66B Coding Updated”, Announcement Agilent Technologies, 2000, pp. 1-19, XP002953617.
IEEE Std. 802.3ae 2002, Clause 46, “Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)”, pp. 247-269.
IEEE Std. 802.3ae 2002, Clause 47, “XGMII Exterior Sublayer (XGXS) and 10 Gigabit Attachment Unit Interface (XAUI)”, pp. 271-283.
IEEE Std. 802.3ae 2002, Clause 49, “Physical Coding Sublayer (PCS) for 64B/66B, type 10GBASE-R”, pp. 317-345.
A.X. Widmer et al., “A DC-Balanced Partitioned-Block, 8B/10B Transmission Code”, IBM Journal of Research and Development, vol. 27, No. 5 Sep. 1983, pp. 440-451.
Abraham Esaw T
Blakely , Sokoloff, Taylor & Zafman LLP
Enigma Semiconductor, Inc.
LandOfFree
64b/66b coding apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 64b/66b coding apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 64b/66b coding apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4077555