Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-06-07
2005-06-07
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000
Reexamination Certificate
active
06904486
ABSTRACT:
A display controller configured to communicate with a microprocessor is provided. The display controller includes a memory core for storing image data to be displayed and a register set containing configuration data enabling presentation of the image data. A bus interface enabling communication over a bus between the memory core of the display controller and the microprocessor is included. The bus interface is configured to communicate with a set of command signals. The set of command signals defines both whether read operations and write operations are to occur over a bus cycle and whether valid data exists for each bit of the read operation and the write operation. Each command signal in the set of command signals defines enable data for the read operations or write operations. A system including the display controller and methods for adapting the display controller to communicate with a variety of microprocessors are also included.
REFERENCES:
patent: 4766538 (1988-08-01), Miyoshi
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5732250 (1998-03-01), Bates et al.
patent: 5812798 (1998-09-01), Moyer et al.
patent: 5854944 (1998-12-01), Catherwood et al.
patent: 5890196 (1999-03-01), Miller et al.
patent: 5917467 (1999-06-01), Yoshimura
patent: 5968164 (1999-10-01), Loen et al.
patent: 6003120 (1999-12-01), Hardin
patent: 6049844 (2000-04-01), Matsui et al.
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6567880 (2003-05-01), Olarig
patent: 6750870 (2004-06-01), Olarig
Dyke Phil Van
Rai Barinder Singh
Dang Khanh
Seiko Epson Corporation
LandOfFree
32 bit generic bus interface using read/write byte enables does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 32 bit generic bus interface using read/write byte enables, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 32 bit generic bus interface using read/write byte enables will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3467284