Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-04-26
2005-04-26
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C713S501000
Reexamination Certificate
active
06886067
ABSTRACT:
A display controller having an asynchronous bus interface is provided. In one embodiment a display controller configured to communicate with a microprocessor is provided. The display controller operates at a first clock speed and microprocessor operates at a second clock speed. The display controller includes a memory core for storing image data to be displayed and a register set containing configuration data enabling presentation of the image data. An asynchronous bus interface enabling communication over a bus between the memory core of the display controller and the microprocessor is also included. The asynchronous bus interface is configured to be independent of the second clock speed of the microprocessor and a difference between the first clock speed and the second clock speed. Flip flop chain redundancy circuitry is included in the bus interface. Also included is a system having a display controller with an asynchronous bus interface and methods for performing read and write operations between a microprocessor and a display controller.
REFERENCES:
patent: 4766538 (1988-08-01), Miyoshi
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5671433 (1997-09-01), Fung et al.
patent: 5732250 (1998-03-01), Bates et al.
patent: 5812798 (1998-09-01), Moyer et al.
patent: 5854944 (1998-12-01), Catherwood et al.
patent: 5890196 (1999-03-01), Miller et al.
patent: 5968164 (1999-10-01), Loen et al.
patent: 6003120 (1999-12-01), Hardin
patent: 6049844 (2000-04-01), Matsui et al.
patent: 6122690 (2000-09-01), Nannetti et al.
Dyke Phil Van
Rai Barinder Singh
Auve Glenn A.
Seiko Epson Corporation
LandOfFree
32 Bit generic asynchronous bus interface using read/write... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 32 Bit generic asynchronous bus interface using read/write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 32 Bit generic asynchronous bus interface using read/write... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3372365