12C bus expansion apparatus and method therefor

Details 12C bus expansion apparatus and method therefor 12C bus expansion apparatus and method therefor

1998-09-30

2003-09-16

Ray, Gopal C. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S105000

Reexamination Certificate

active

06622188

ABSTRACT:

TECHNICAL FIELD
The present invention relates in general to data processing systems, and in particular, to an inter-IC (I
2
C) bus in a data processing system.
BACKGROUND INFORMATION
The I
2
C bus is a 2-wire bidirectional serial bus for communication between bus devices in a data processing system. Bus devices may include microprocessors, microcontrollers, memory devices, peripheral devices, data converters, and application oriented circuits. Two wires of the I
2
C bus constitute a serial data line (SDA) for communicating data between bus devices, and a serial clock line (SCL) carrying clock signals that control bus access and data transfer.
Each device on the I
2
C bus is identified by a unique address. The least significant bit (LSB) of an address byte constitutes a read/write (R/W) bit that signals whether the current bus transaction is a read operation or a write operation. Of the remaining seven bits, four denote the functional group to which the bus device belongs, leaving three bits which may be freely assigned to form the unique address of the particular bus device. Thus, within a particular device group, or category, no more than eight devices from within the group may reside on a given I
2
C bus.
The limitation of eight devices from a given group on a single I
2
C bus significantly constrains a data processing system using an I
2
C bus. Thus, there is a need in the art for mechanisms and methods for expanding an I
2
C bus while operating within the I
2
C bus protocols.
SUMMARY OF THE INVENTION
The aforementioned needs are addressed by the present invention. Accordingly, there is provided in a first form, an apparatus for inter-IC (I
2
C) bus expansion. The apparatus includes an expansion processor operable for communicating on an I
2
C bus. The expansion processor is coupled to a plurality of I
2
C sub-buses, wherein each sub-bus of the plurality is operable for transferring data between the expansion processor and a plurality of I
2
C compatible devices, according to an I
2
C protocol, in response to signals on the I
2
C bus.
There is also provided, in a second form, a data processing system. The data processing system includes a central processing unit (CPU) operable for communicating on an inter-IC (I
2
C) bus, the CPU being operable as an I
2
C bus master. An expansion processor is coupled to the I
2
C bus, the expansion processor is also coupled to a plurality of I
2
C sub-buses, wherein each sub-bus of the plurality is operable for transferring data between the expansion processor and a plurality of I
2
C compatible devices, according to an I
2
C protocol, in response to signals on the I
2
C bus.
Additionally, there is provided, in a third form, a method for inter-IC (I
2
C) bus expansion. The method includes snooping a primary I
2
C for a preselected bus address. On receiving the preselected address, a read operation or a write operation on a sub-bus is selected in response to a data value in a portion of the address.
There is also provided, in a fourth form, a computer program product adaptable for storage on program storage media. The program product includes programming for snooping a primary I
2
C bus for a preselected bus address. The program product also includes programming for, on receiving the bus address, selecting a read operation or a write operation in response to a data value in a portion of the address.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.


REFERENCES:
patent: 4554657 (1985-11-01), Wilson
patent: 5191656 (1993-03-01), Forde, III et al.
patent: 5325491 (1994-06-01), Fasig
patent: 5376928 (1994-12-01), Testin
patent: 5455934 (1995-10-01), Holland et al.
patent: 5457785 (1995-10-01), Kikinis et al.
patent: 5561772 (1996-10-01), Dornier et al.
patent: 5566345 (1996-10-01), Ostrowski
patent: 5611053 (1997-03-01), Wu et al.
patent: 5613157 (1997-03-01), Davidson et al.
patent: 5619659 (1997-04-01), Kikinis et al.
patent: 5623610 (1997-04-01), Knoll et al.
patent: 5649125 (1997-07-01), Tietjen et al.
patent: 5689196 (1997-11-01), Schutte
patent: 5694557 (1997-12-01), Yang
patent: 5740386 (1998-04-01), Miller et al.
patent: 5740387 (1998-04-01), Lambrecht et al.
patent: 5812802 (1998-09-01), Bahout et al.
patent: 5892933 (1999-04-01), Voltz
patent: 5892982 (1999-04-01), Mitsuda et al.
patent: 5930484 (1999-07-01), Tran et al.
“Using the 8XC751 Microcontroller as an I2C Bus Master”, Phillips Semiconductors Microcontrolled Products, Sep. 1989, pp. 1-18.
H.C. Lin et al., “Wait-State Insertion for Expansion System Interface”, IBM Technical Disclosure Bulletin, vol. 26, No. 10A, Mar. 1984, pp. 5153-5158.
“Extended Data Bus with Direction and Enable Control Features”, IBM Technical Bulletin, vol. 26 No. 10A, Mar. 1984, pp. 5147-5152.
“IBM Personal Computer Extended I/O Bus”, IBM Technical Disclosure Bulletin, vol. 28 No. 11, Apr. 1986, pp. 4841-4842.

Affiliated with

Also associated with

Rating

12C bus expansion apparatus and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with 12C bus expansion apparatus and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 12C bus expansion apparatus and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3073901